首頁>PDSP16488AB0>規(guī)格書詳情
PDSP16488AB0中文資料ZARLINK數(shù)據(jù)手冊(cè)PDF規(guī)格書
PDSP16488AB0規(guī)格書詳情
The PDSP16488A is a fully integrated, application specific, image processing device. It performs a two dimensional convolution between the pixels within a video window and a set of stored coefficients. An internal multiplier accumulator array can be multi-cycled at double or quadruple the pixel clock rate. This then gives the window size options listed in Table 1.
FEATURES
■ The PDSP16488A is a replacement for the PDSP16488 (see Note below)
■ 8 or 16-bit Pixels with rates up to 40 MHz
■ Window Sizes up to 838 with a Single Device
■ Eight Internal Line Delays
■ Supports Interlace and Frame-to-Frame Operations
■ Coefficients Supplied from an EPROM or Remote Host
■ Expandable in both X and Y for Larger Windows
■ Gain Control and Pixel Output Manipulation
■ 84-pin PGA or 132-pin QFP Package Options
產(chǎn)品屬性
- 型號(hào)：
PDSP16488AB0
- 制造商：
ZARLINK
- 制造商全稱：
Zarlink Semiconductor Inc
- 功能描述：
Single Chip 2D Convolver with Integral Line Delays
| 供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫存 | 備注 | 價(jià)格 |
|---|---|---|---|---|---|---|---|
GPS |
2020+ |
PGA |
80000 |
只做自己庫存,全新原裝進(jìn)口正品假一賠百,可開13%增 |
詢價(jià) | ||
GPS |
PGA |
20 |
一級(jí)代理,專注軍工、汽車、醫(yī)療、工業(yè)、新能源、電力 |
詢價(jià) | |||
GPS |
21+ |
PGA |
645 |
航宇科工半導(dǎo)體-央企合格優(yōu)秀供方! |
詢價(jià) | ||
N/A |
18+ |
NA |
300 |
進(jìn)口原裝正品優(yōu)勢(shì)供應(yīng)QQ3171516190 |
詢價(jià) | ||
GPS |
2318+ |
PGA |
4862 |
只做進(jìn)口原裝!假一賠百!自己庫存價(jià)優(yōu)! |
詢價(jià) | ||
GPS |
2122+ |
PGA |
11190 |
全新原裝正品現(xiàn)貨,優(yōu)勢(shì)渠道可含稅,假一賠十 |
詢價(jià) | ||
ZARLINK |
2023+ |
80000 |
一級(jí)代理/分銷渠道價(jià)格優(yōu)勢(shì) 十年芯程一路只做原裝正品 |
詢價(jià) | |||
GPS |
23+ |
PGA |
10000 |
原裝正品現(xiàn)貨 |
詢價(jià) | ||
GPS |
23+ |
PGA |
50000 |
全新原裝正品現(xiàn)貨,支持訂貨 |
詢價(jià) | ||
ZARLINK |
1844+ |
PGA |
9852 |
只做原裝正品假一賠十為客戶做到零風(fēng)險(xiǎn)!! |
詢價(jià) |
