首頁>PIC18F46Q43T-I/P>規(guī)格書詳情
PIC18F46Q43T-I/P中文資料微芯科技數(shù)據(jù)手冊PDF規(guī)格書
相關(guān)芯片規(guī)格書
更多- PIC18F46Q43
- PIC18F46Q43
- PIC18F46Q43
- PIC18F46Q43T-E/6LX
- PIC18F46Q43T-E/6LX
- PIC18F46Q43T-E/MP
- PIC18F46Q43T-E/MP
- PIC18F46Q43T-E/P
- PIC18F46Q43T-E/P
- PIC18F46Q43T-E/PT
- PIC18F46Q43T-E/PT
- PIC18F46Q43T-E/SO
- PIC18F46Q43T-E/SO
- PIC18F46Q43T-E/SP
- PIC18F46Q43T-E/SP
- PIC18F46Q43T-E/SS
- PIC18F46Q43T-E/SS
- PIC18F46Q43T-E/STX
PIC18F46Q43T-I/P規(guī)格書詳情
The PIC18-Q43 microcontroller family is available in 28/40/44/48-pin devices for real-time control applications.
This family features a 12-bit Analog-to-Digital Converter with Computation (ADCC) automating Capacitive Voltage
Divider (CVD) techniques for advanced capacitive touch sensing, averaging, filtering, oversampling and threshold
comparison. This family showcases a new 16-bit Pulse-Width Modulator (PWM) module which provides dual
independent outputs on the same time base. Additional features include vectored interrupt controller with
fixed latency for handling interrupts, system bus arbiter, Direct Memory Access (DMA) capabilities, Universal
Asynchronous Receiver-Transmitter (UART) with support for asynchronous, Digital Multiplex (DMX), Digital
Addressable Lighting Interface (DALI) and Local Interconnect Network (LIN) protocols, Serial Peripheral Interface
(SPI), I2C, memory features like Memory Access Partition (MAP) to support users in data protection and bootloader
applications, and Device Information Area (DIA), which stores factory calibration values to help improve temperature
sensor accuracy.
Features
? C Compiler Optimized RISC Architecture
? Operating Speed:
– DC – 64 MHz clock input
– 62.5 ns minimum instruction cycle
? Six Direct Memory Access (DMA) Controllers:
– Data transfers to SFR/GPR spaces from either Program Flash Memory, Data EEPROM or SFR/GPR
spaces
– User programmable source and destination sizes
– Hardware and software triggered data transfers
? Vectored Interrupt Capability:
– Selectable high/low priority
– Fixed interrupt latency of three instruction cycles
– Programmable vector table base address
– Backwards compatible with previous interrupt capabilities
? 127-Level Deep Hardware Stack
? Low-Current Power-on Reset (POR)
? Configurable Power-up Timer (PWRT)
? Brown-out Reset (BOR)
? Low-Power BOR (LPBOR) Option
? Windowed Watchdog Timer (WWDT):
– Watchdog Reset on too long or too short interval between watchdog clear events
– Variable prescaler selection
– Variable window size selection
供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
MICROCHIP |
DIP40 |
30000 |
集團(tuán)化配單-有更多數(shù)量-免費(fèi)送樣-原包裝正品現(xiàn)貨-正規(guī) |
詢價(jià) | |||
MICROCHIP/微芯 |
22+ |
DIP40 |
9000 |
原裝正品,支持實(shí)單! |
詢價(jià) | ||
Microchip |
21+ |
25000 |
原廠原包 深圳現(xiàn)貨 主打品牌 假一賠百 可開票! |
詢價(jià) | |||
Microchip |
QQ咨詢 |
表面貼裝,可潤濕側(cè)翼 |
3000 |
原裝正品/微控制器元件授權(quán)代理直銷! |
詢價(jià) | ||
Microchip Technology |
20+ |
PDIP-40 |
29860 |
Microchip微控制器MCU-可開原型號增稅票 |
詢價(jià) | ||
MICROCHIP |
24+ |
DIP40 |
10000 |
一級代理保證進(jìn)口原裝正品現(xiàn)貨假一罰十價(jià)格合理 |
詢價(jià) | ||
MICROCHIP/微芯 |
22+ |
DIP40 |
500 |
原裝正品 |
詢價(jià) | ||
Microchip |
21+ |
VQFN |
15000 |
只做原裝 |
詢價(jià) | ||
Microchip |
1200 |
只做正品 |
詢價(jià) | ||||
MICROCHIP |
22+ |
DIP40 |
10000 |
原裝正品,渠道現(xiàn)貨 |
詢價(jià) |