PIC18LF25K22T-E/SP中文資料微芯科技數據手冊PDF規(guī)格書

High-Performance RISC CPU:

? C Compiler Optimized Architecture:

- Optional extended instruction set designed to optimize re-entrant code

? Up to 1024 Bytes Data EEPROM

? Up to 64 Kbytes Linear Program Memory Addressing

? Up to 3896 Bytes Linear Data Memory Addressing

? Up to 16 MIPS Operation

? 16-bit Wide Instructions, 8-bit Wide Data Path

? Priority Levels for Interrupts

? 31-Level, Software Accessible Hardware Stack

? 8 x 8 Single-Cycle Hardware Multiplier

Extreme Low-Power Management PIC18(L)F2X/4XK22 with XLP:

? Sleep mode: 20 nA, typical

? Watchdog Timer: 300 nA, typical

? Timer1 Oscillator: 800 nA @ 32 kHz

? Peripheral Module Disable