PQ208中文資料美高森美數(shù)據(jù)手冊(cè)PDF規(guī)格書(shū)

廠商型號(hào) |
PQ208 |
功能描述 | Military ProASIC3/EL Low Power Flash FPGAs with Flash*Freeze Technology |
文件大小 |
10.50173 Mbytes |
頁(yè)面數(shù)量 |
212 頁(yè) |
生產(chǎn)廠商 | Microsemi Corporation |
企業(yè)簡(jiǎn)稱 |
Microsemi【美高森美】 |
中文名稱 | 美高森美公司官網(wǎng) |
原廠標(biāo)識(shí) | ![]() |
數(shù)據(jù)手冊(cè) | |
更新時(shí)間 | 2025-2-25 16:26:00 |
人工找貨 | PQ208價(jià)格和庫(kù)存,歡迎聯(lián)系客服免費(fèi)人工找貨 |
PQ208規(guī)格書(shū)詳情
Features and Benefits
High Capacity
? 15 k to 1 M System Gates
? Up to 144 kbits of True Dual-Port SRAM
? Up to 300 User I/Os
Reprogrammable Flash Technology
? 130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS Process
? Instant On Level 0 Support
? Single-Chip Solution
? Retains Programmed Design when Powered Off
High Performance
? 350 MHz System Performance
? 3.3 V, 66 MHz 64-Bit PCI?
In-System Programming (ISP) and Security
? ISP Using On-Chip 128-Bit Advanced Encryption Standard (AES) Decryption (except ARM?-enabled ProASIC?3 devices) via JTAG (IEEE 1532–compliant)?
? FlashLock? to Secure FPGA Contents
Low Power
? Core Voltage for Low Power
? Support for 1.5 V-Only Systems
? Low-Impedance Flash Switches
High-Performance Routing Hierarchy
? Segmented, Hierarchical Routing and Clock Structure
Advanced I/O
? 700 Mbps DDR, LVDS-Capable I/Os (A3P250 and above)
? 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
? Wide Range Power Supply Voltage Support per JESD8-B, Allowing I/Os to Operate from 2.7 V to 3.6 V
? Bank-Selectable I/O Voltages—up to 4 Banks per Chip
? Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V / 2.5 V / 1.8 V / 1.5 V, 3.3 V PCI / 3.3 V PCI-X? and LVCMOS 2.5 V / 5.0 V Input
? Differential I/O Standards: LVPECL, LVDS, B-LVDS, and M-LVDS (A3P250 and above)
? I/O Registers on Input, Output, and Enable Paths
? Hot-Swappable and Cold Sparing I/Os?
? Programmable Output Slew Rate? and Drive Strength
? Weak Pull-Up/-Down
? IEEE 1149.1 (JTAG) Boundary Scan Test
? Pin-Compatible Packages across the ProASIC3 Family
Clock Conditioning Circuit (CCC) and PLL?
? Six CCC Blocks, One with an Integrated PLL
? Configurable Phase-Shift, Multiply/Divide, Delay Capabilities and External Feedback
? Wide Input Frequency Range (1.5 MHz to 350 MHz)
Embedded Memory?
? 1 kbit of FlashROM User Nonvolatile Memory
? SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit RAM Blocks (×1, ×2, ×4, ×9, and ×18 organizations)?
? True Dual-Port SRAM (except ×18)
ARM Processor Support in ProASIC3 FPGAs
? M1 ProASIC3 Devices—ARM?Cortex?-M1 Soft Processor Available with or without Debug
產(chǎn)品屬性
- 型號(hào):
PQ208
- 功能描述:
Triac
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫(kù)存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
SHARP |
24+ |
TO-220 |
2789 |
全新原裝自家現(xiàn)貨!價(jià)格優(yōu)勢(shì)! |
詢價(jià) | ||
SHARP/夏普 |
23+ |
NA/ |
5000 |
優(yōu)勢(shì)代理渠道,原裝正品,可全系列訂貨開(kāi)增值稅票 |
詢價(jià) | ||
SHARP |
24+ |
TO-220 |
5989 |
公司原廠原裝現(xiàn)貨假一罰十!特價(jià)出售!強(qiáng)勢(shì)庫(kù)存! |
詢價(jià) | ||
進(jìn)口原裝 |
23+ |
QFP |
1085 |
專業(yè)優(yōu)勢(shì)供應(yīng) |
詢價(jià) | ||
SHARP |
22+ |
TO220 |
1375 |
全新原裝現(xiàn)貨!自家?guī)齑? |
詢價(jià) | ||
SHARP |
TO-220 |
7000 |
集團(tuán)化配單-有更多數(shù)量-免費(fèi)送樣-原包裝正品現(xiàn)貨-正規(guī) |
詢價(jià) | |||
Sharp Microelectronics |
24+ |
TO-220-5 成形引線 |
9350 |
獨(dú)立分銷商 公司只做原裝 誠(chéng)心經(jīng)營(yíng) 免費(fèi)試樣正品保證 |
詢價(jià) | ||
2023+ |
TO220 |
5000 |
進(jìn)口原裝現(xiàn)貨 |
詢價(jià) | |||
SHARP |
589220 |
16余年資質(zhì) 絕對(duì)原盒原盤(pán) 更多數(shù)量 |
詢價(jià) | ||||
SHARP |
22+ |
NA |
500000 |
萬(wàn)三科技,秉承原裝,購(gòu)芯無(wú)憂 |
詢價(jià) |