首頁>QL3040>規(guī)格書詳情

QL3040中文資料etc未分類制造商數(shù)據(jù)手冊PDF規(guī)格書

QL3040
廠商型號

QL3040

功能描述

60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density

文件大小

239.12 Kbytes

頁面數(shù)量

14

生產(chǎn)廠商 List of Unclassifed Manufacturers
企業(yè)簡稱

ETC1etc未分類制造商

中文名稱

未分類制造商

原廠標識
數(shù)據(jù)手冊

下載地址一下載地址二

更新時間

2024-12-25 17:09:00

QL3040規(guī)格書詳情

[QUICK LOGIC]

Product Summary

The pASIC 3 FPGA family features up to 60,000 usable PLD gates. pASIC 3 FPGAs are fabricated on a 0.35mm four-layer metal process using Quick Logic’s patented ViaLink technology to provide a unique combination of high performance, high density, low cost, and extreme ease-of-use.

Device Highlights

High Performance and High Density

■60,000 Usable PLD Gates with 316 I/Os

■16-bit counter speeds over 300 MHZ, data path speeds over 400 MHz

■0.35um four-layer metal non-volatile CMOS process for smallest die sizes

Easy to Use/Fast Development Cycles

■100 routable with 100 utilization and complete pin-out stability

■Variable-grain logic cells provide high performance and 100 utilization

■Comprehensive design tools include high quality Verilog/VHDL synthesis

Advanced I/O Capabilities

■Interfaces with both 3.3 volt and 5.0 volt devices

■PCI compliant with 3.3V and 5.0V buses for -1/-2 speed grades

■Full JTAG boundary scan

■Registered I/O cells with individually controlled clocks and output enables

Features

Total of 180 I/O pins

■308 bidirectional input/output pins, PCI-compliant for 5.0 volt and 3.3 volt buses for -1/-2 speed grades

■8 high-drive input/distributed network pins Eight Low-Skew Distributed Networks

■Two array clock/control networks available to the logic cell flip-flop clock, set and reset inputs - each

driven by an input-only pin

■Up to six global clock/control networks available to the logic cell F1, clock, set and reset inputs and the input and I/O register clock, reset and enable inputs as well as the output enable control - each driven by an input-only or I/O pin, or any logic cell output or I/O cell feedback High Performance

■Input + logic cell + output total delays under 6 ns

■Data path speeds exceeding 400 MHz

■Counter speeds over 300 MHz

產(chǎn)品屬性

  • 型號:

    QL3040

  • 功能描述:

    60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density

供應(yīng)商 型號 品牌 批號 封裝 庫存 備注 價格
QUICKLOGIC
1822+
BGA
9852
只做原裝正品假一賠十為客戶做到零風(fēng)險!!
詢價
QUICK
BGA
68500
一級代理 原裝正品假一罰十價格優(yōu)勢長期供貨
詢價
QUICKLOGIC
22+
QFP-208
3000
原裝正品,支持實單
詢價
QUICKLOGIC
589220
16余年資質(zhì) 絕對原盒原盤 更多數(shù)量
詢價
QUALCOMM
2138+
BGA
8960
專營BGA,QFP原裝現(xiàn)貨,假一賠十
詢價
QUALCOMM
23+
BGA
4500
全新原裝、誠信經(jīng)營、公司現(xiàn)貨銷售
詢價
QUALCOMM
23+
BGA
3700
絕對全新原裝!現(xiàn)貨!特價!請放心訂購!
詢價
QUICKLOGIC
QFP
98900
原廠集團化配單-有更多數(shù)量-免費送樣-原包裝正品現(xiàn)貨-
詢價
QUICK
23+
BGA
8890
價格優(yōu)勢/原裝現(xiàn)貨/客戶至上/歡迎廣大客戶來電查詢
詢價
24+
5000
公司存貨
詢價