首頁>RM5261>規(guī)格書詳情

RM5261中文資料PMC數(shù)據(jù)手冊PDF規(guī)格書

RM5261
廠商型號

RM5261

功能描述

RM5261??Microprocessor with 64-Bit System Bus Data Sheet Released

文件大小

683.89 Kbytes

頁面數(shù)量

40

生產(chǎn)廠商 PMC-Sierra, Inc
企業(yè)簡稱

PMC

中文名稱

PMC-Sierra, Inc官網(wǎng)

原廠標(biāo)識
數(shù)據(jù)手冊

下載地址一下載地址二到原廠下載

更新時間

2024-12-24 8:00:00

RM5261規(guī)格書詳情

Hardware Overview

The RM5261 offers a high-level of integration targeted at high-performance embedded applications. The key elements of the RM5261 are briefly described below

Features

? Dual Issue superscalar microprocessor

? 200, 250, 266 MHz operating frequencies

? 320 Dhrystone 2.1 MIPS

? High-performance system interface

? 64-bit multiplexed system address/data bus for optimum price/performance

? High-performance write protocols maximize uncached write bandwidth

? Processor clock multipliers 2, 2.5, 3, 3.5, 4, 4.5, 5, 6, 7, 8, 9

? IEEE 1149.1 JTAG boundary scan

? Integrated on-chip caches

? 32KB instruction and 32KB data — 2 way set associative

? Virtually indexed, physically tagged

? Write-back and write-through on a per page basis

? Pipeline restart on first doubleword for data cache misses

? Integrated memory management unit

? Fully associative joint TLB (shared by I and D translations)

? 48 dual entries map 96 pages

? Variable page size (4 KB to 16 MB in 4x increments)

? High-performance floating-point unit: up to 530 MFLOPS

? Single cycle repeat rate for common single-precision operations and some double-precision operations

? Two cycle repeat rate for double-precision multiply and double precision combined multiply-add operations

? Single cycle repeat rate for single-precision combined multiply-add operation

? MIPS IV instruction set

? Floating point multiply-add instruction increases performance in signal processing and graphics applications

? Conditional moves to reduce branch frequency

? Index address modes (register + register)

? Embedded application enhancements

? Specialized DSP integer Multiply-Accumulate instructions and 3-operand multiply instruction

? I and D cache locking by set

? Optional dedicated exception vector for interrupts

? Fully static 0.25 micron CMOS design with power down logic

? Standby reduced power mode with WAIT instruction

? 2.5 V core with 3.3 V IOs

? 208-pin PQFP package

產(chǎn)品屬性

  • 型號:

    RM5261

  • 功能描述:

    64-Bit Microprocessor

供應(yīng)商 型號 品牌 批號 封裝 庫存 備注 價格
QED
2023+
QFP
80000
一級代理/分銷渠道價格優(yōu)勢 十年芯程一路只做原裝正品
詢價
PMC
2016+
QFP
9000
只做原裝,假一罰十,公司可開17%增值稅發(fā)票!
詢價
PMC
2020+
BGA
80000
只做自己庫存,全新原裝進口正品假一賠百,可開13%增
詢價
PMCQED
20+
QFP204
35830
原裝優(yōu)勢主營型號-可開原型號增稅票
詢價
PMC
602
BGA
10
一級代理,專注軍工、汽車、醫(yī)療、工業(yè)、新能源、電力
詢價
PMC
23+
QFP208
20000
原廠原裝正品現(xiàn)貨
詢價
QED
ROHS+Original
NA
30
專業(yè)電子元器件供應(yīng)鏈/QQ 350053121 /正納電子
詢價
PMC
24+
QFP
6868
原裝現(xiàn)貨,可開13%稅票
詢價
PMC
0151-
25
公司優(yōu)勢庫存 熱賣中!
詢價
PMC
23+
QFP
4500
全新原裝、誠信經(jīng)營、公司現(xiàn)貨銷售
詢價