SN74LSXXXN中文資料安森美半導體數(shù)據(jù)手冊PDF規(guī)格書

The LS160A/161A/162A/163A are high-speed 4-bit synchronous count ers. They are edge-triggered, synchronously presettable, and cascadable MSI building blocks for counting, memory addressing, frequency division and other applications. The LS160A and LS162A count modulo 10 (BCD). The LS161A and LS163A count modulo 16 (binary.)

The LS160A and LS161A have an asynchronous Master Reset (Clear) input that overrides, and is independent of, the clock and all other control inputs. The LS162A and LS163A have a Synchronous Reset (Clear) input that overrides all other control inputs, but is active only during the rising clock edge.

? Synchronous Counting and Loading

? Two Count Enable Inputs for High Speed Synchronous Expansion

? Terminal Count Fully Decoded

? Edge-Triggered Operation

? Typical Count Rate of 35 MHz

? ESD > 3500 Volts