首頁>SY100E195JCTR>規(guī)格書詳情
SY100E195JCTR中文資料麥瑞半導(dǎo)體數(shù)據(jù)手冊(cè)PDF規(guī)格書
SY100E195JCTR規(guī)格書詳情
DESCRIPTION
The SY10/100E195 are programmable delay chips (PDCs) designed primarily for clock de-skewing and timing adjustment. They provide variable delay of a differential ECL input transition.
The delay section consists of a chain of gates organized as shown in the logic diagram. The first two delay elements feature gates that have been modified to have delays 1.25 and 1.5 times the basic gate delay of approximately 80ps. These two elements provide the E195 with a digitally-selectable resolution of approximately 20ps.
FEATURES
■ Up to 2ns delay range
■ Extended 100E VEE range of –4.2V to –5.5V
■ ≈20ps/digital step resolution
■ >1GHz bandwidth
■ On-chip cascade circuitry
■ 75Kk? input pulldown resistor
■ Fully compatible with Motorola MC10E/100E195
■ Available in 28-pin PLCC package
產(chǎn)品屬性
- 型號(hào)：
SY100E195JCTR
- 制造商：
MICREL
- 制造商全稱：
Micrel Semiconductor
- 功能描述：
PROGRAMMABLE DELAY CHIP
| 供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫存 | 備注 | 價(jià)格 |
|---|---|---|---|---|---|---|---|
MICREL |
22+ |
PLCC |
6500 |
只做原裝正品假一賠十!正規(guī)渠道訂貨! |
詢價(jià) | ||
MICREL/麥瑞 |
08+ |
PLCC |
880000 |
明嘉萊只做原裝正品現(xiàn)貨 |
詢價(jià) | ||
SYNERGY |
22+23+ |
PLCC |
33635 |
絕對(duì)原裝正品全新進(jìn)口深圳現(xiàn)貨 |
詢價(jià) | ||
Micrel |
23+ |
28-PLCC |
7750 |
全新原裝優(yōu)勢(shì) |
詢價(jià) | ||
MICREL |
66 |
公司優(yōu)勢(shì)庫存 熱賣中! |
詢價(jià) | ||||
Microchip |
22+ |
28PLCC (11.5x11.5) |
9000 |
原廠渠道,現(xiàn)貨配單 |
詢價(jià) | ||
MICREL/麥瑞 |
23+ |
N/A |
98900 |
原廠原裝正品現(xiàn)貨!! |
詢價(jià) | ||
SYNERGY |
24+ |
PLCC |
190 |
詢價(jià) | |||
MICREL/麥瑞 |
24+ |
PLCC |
5 |
原裝現(xiàn)貨假一賠十 |
詢價(jià) | ||
Micrel |
24+ |
PLCC-28 |
28500 |
授權(quán)代理直銷,原廠原裝現(xiàn)貨,假一罰十,特價(jià)銷售 |
詢價(jià) |
