首頁(yè)>SY100EL34ZGTR>規(guī)格書(shū)詳情
SY100EL34ZGTR中文資料麥瑞半導(dǎo)體數(shù)據(jù)手冊(cè)PDF規(guī)格書(shū)
SY100EL34ZGTR規(guī)格書(shū)詳情
General Description
The SY10/100EL34/L are low-skew ÷2, ÷4, ÷8 clock generation chips designed explicitly for low-skew clock generation applications. The internal dividers are synchronous to each other; therefore, the common output edges are all precisely aligned. The devices can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL input signal. In addition, by using the VBB output, a sinusoidal source can be AC coupled into the device. If a single-ended input is to be used, the VBB output should be connected to the CLK input and bypassed to ground via a 0.01μF capacitor. The VBB output is designed to act as the switching reference for the input of the EL34/L under single-ended input conditions. As a result, this pin can only source/sink up to 0.5mA of current.
The common enable (EN ) is synchronous so that the internal dividers will only be enabled/disabled when the internal clock is already in the LOW state. This avoids any chance of generating a runt clock pulse on the internal clock when the device is enabled/disabled as can happen with an asynchronous control. An internal runt pulse could lead to losing synchronization between the internal divider stages. The internal enable flip-flop is clocked on the falling edge of the divider stages. The internal enable flip flop is clocked on the falling edge of the input clock; therefore, all associated specification limits are referenced to the negative edge of the clock input.
Upon start-up, the internal flip-flops will attain a random state; the master reset (MR) input allows for the synchronization of the internal dividers, as well as for multiple EL34/Ls in a system.
Features
? 3.3V and 5V power supply options
? 50ps output-to-output skew
? Synchronous enable/disable
? Master Reset for synchronization
? Internal 75K? input pull-down resistors
? Available in 16-pin SOIC package
產(chǎn)品屬性
- 型號(hào):
SY100EL34ZGTR
- 制造商:
MICREL
- 制造商全稱:
Micrel Semiconductor
- 功能描述:
5V/3.3V ÷2, ÷4, ÷8 Clock Generation Chip
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫(kù)存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
MREL/麥瑞 |
23+ |
NA/ |
92 |
優(yōu)勢(shì)代理渠道,原裝正品,可全系列訂貨開(kāi)增值稅票 |
詢價(jià) | ||
MICREL |
SOP16 |
699839 |
集團(tuán)化配單-有更多數(shù)量-免費(fèi)送樣-原包裝正品現(xiàn)貨-正規(guī) |
詢價(jià) | |||
MICREL |
24+ |
SOP16P |
6868 |
原裝現(xiàn)貨,可開(kāi)13%稅票 |
詢價(jià) | ||
MICREL |
21+ |
SOP16 |
50000 |
全新原裝現(xiàn)貨熱賣(mài) |
詢價(jià) | ||
Microchip |
22+ |
16SOIC |
9000 |
原廠渠道,現(xiàn)貨配單 |
詢價(jià) | ||
MICREL/麥瑞 |
2405+ |
原廠封裝 |
12500 |
15年芯片行業(yè)經(jīng)驗(yàn)/只供原裝正品:0755-83267371鄒小姐 |
詢價(jià) | ||
MICREL |
23+ |
SOP16 |
5000 |
原裝正品,假一罰十 |
詢價(jià) | ||
MICREL |
23+ |
SOP16 |
3628 |
原廠原裝正品 |
詢價(jià) | ||
Microchip Technology |
21+ |
16-SOIC |
56200 |
一級(jí)代理/放心采購(gòu) |
詢價(jià) | ||
Micrel |
24+ |
16SOIC |
28500 |
授權(quán)代理直銷,原廠原裝現(xiàn)貨,假一罰十,特價(jià)銷售 |
詢價(jià) |