WED2ZL64512S35BC中文資料WEDC數(shù)據(jù)手冊PDF規(guī)格書

DESCRIPTION

The WEDC SyncBurst - SRAM family employs highspeed, low-power CMOS designs that are fabricated using an advanced CMOS process. WEDC’s 32Mb Sync SRAM integrate two 512K x 32 SRAMs into a single BGA package to provide 512K x 64 configuration. All synchronous inputs pass through registers controlled by a positive-edge-triggered single-clock input (CK). The NBL or No Bus Latency Memory utilizes all the bandwidth in any combination of operating cycles.

FEATURES

■ Fast clock speed: 166, 150, 133, and 100MHz

■ Fast access times: 3.5ns, 3.8ns, 4.2ns, and 5.0ns

■ Fast OE# access times: 3.5ns, 3.8ns, 4.2ns, and 5.0ns

■ Seperate +2.5V ± 5 power supplys for core I/O (VCC + VCCQ)

■ Double Word Write Control

■ Clock-controlled and registered addresses, data I/Os and control signals

■ Packaging:

? 119 bump BGA package

■ Low capacitive bus loading