首頁(yè) >74ALS273D>規(guī)格書(shū)列表

零件編號(hào)下載 訂購(gòu)功能描述/絲印制造商 上傳企業(yè)LOGO

74ALS273D

Octal D-type flip-flop

DESCRIPTION The74ALS273haseightedge-triggeredD-typeflip-flopswithindividualDinputsandQoutputs.Thecommonbufferedclock(CP)andmasterreset(MR)inputsloadandresetallflip-flopssimultaneously. Theregisterisfullyedge-triggered.ThestateofeachDinput,onesetuptim

PhilipsNXP Semiconductors

飛利浦荷蘭皇家飛利浦

74ALS273DB

Octal D-type flip-flop

DESCRIPTION The74ALS273haseightedge-triggeredD-typeflip-flopswithindividualDinputsandQoutputs.Thecommonbufferedclock(CP)andmasterreset(MR)inputsloadandresetallflip-flopssimultaneously. Theregisterisfullyedge-triggered.ThestateofeachDinput,onesetuptim

PhilipsNXP Semiconductors

飛利浦荷蘭皇家飛利浦

74ALS273N

OctalD-typeflip-flop

DESCRIPTION The74ALS273haseightedge-triggeredD-typeflip-flopswithindividualDinputsandQoutputs.Thecommonbufferedclock(CP)andmasterreset(MR)inputsloadandresetallflip-flopssimultaneously. Theregisterisfullyedge-triggered.ThestateofeachDinput,onesetuptim

PhilipsNXP Semiconductors

飛利浦荷蘭皇家飛利浦

DM74ALS273

OctalD-TypeEdge-TriggeredFlip-FlopwithClear

GeneralDescription Thesemonolithic,positive-edge-triggeredflip-flopsutilizeTTLcircuitrytoimplementD-typeflip-floplogicwithadirectclearinput. InformationattheDinputsmeetingthesetuprequirementsistransferredtotheQoutputsonthepositive-goingedgeoftheclockpul

FairchildFairchild Semiconductor

仙童半導(dǎo)體飛兆/仙童半導(dǎo)體公司

DM74ALS273MSA

OctalD-TypeEdge-TriggeredFlip-FlopwithClear

GeneralDescription Thesemonolithic,positive-edge-triggeredflip-flopsutilizeTTLcircuitrytoimplementD-typeflip-floplogicwithadirectclearinput. InformationattheDinputsmeetingthesetuprequirementsistransferredtotheQoutputsonthepositive-goingedgeoftheclockpul

FairchildFairchild Semiconductor

仙童半導(dǎo)體飛兆/仙童半導(dǎo)體公司

DM74ALS273N

OctalD-TypeEdge-TriggeredFlip-FlopwithClear

GeneralDescription Thesemonolithic,positive-edge-triggeredflip-flopsutilizeTTLcircuitrytoimplementD-typeflip-floplogicwithadirectclearinput. InformationattheDinputsmeetingthesetuprequirementsistransferredtotheQoutputsonthepositive-goingedgeoftheclockpul

FairchildFairchild Semiconductor

仙童半導(dǎo)體飛兆/仙童半導(dǎo)體公司

DM74ALS273SJ

OctalD-TypeEdge-TriggeredFlip-FlopwithClear

GeneralDescription Thesemonolithic,positive-edge-triggeredflip-flopsutilizeTTLcircuitrytoimplementD-typeflip-floplogicwithadirectclearinput. InformationattheDinputsmeetingthesetuprequirementsistransferredtotheQoutputsonthepositive-goingedgeoftheclockpul

FairchildFairchild Semiconductor

仙童半導(dǎo)體飛兆/仙童半導(dǎo)體公司

DM74ALS273WM

OctalD-TypeEdge-TriggeredFlip-FlopwithClear

GeneralDescription Thesemonolithic,positive-edge-triggeredflip-flopsutilizeTTLcircuitrytoimplementD-typeflip-floplogicwithadirectclearinput. InformationattheDinputsmeetingthesetuprequirementsistransferredtotheQoutputsonthepositive-goingedgeoftheclockpul

FairchildFairchild Semiconductor

仙童半導(dǎo)體飛兆/仙童半導(dǎo)體公司

SN74ALS273

OCTALD-TYPEFLIP-FLOPSWITHCLEAR

TITexas Instruments

德州儀器美國(guó)德州儀器公司

SN74ALS273

OCTALD-TYPEFLIP-FLOPSWITHCLEAR

?ContainEightFlip-FlopsWithSingle-Rail Outputs ?BufferedClockandDirect-ClearInputs ?IndividualDataInputtoEachFlip-Flop ?ApplicationsInclude: Buffer/StorageRegisters ShiftRegisters PatternGenerators ?PackageOptionsIncludePlastic Small-Outline(DW)Packages,Ceramic

TI1Texas Instruments

德州儀器

詳細(xì)參數(shù)

  • 型號(hào):

    74ALS273D

  • 制造商:

    PHILIPS

  • 制造商全稱:

    NXP Semiconductors

  • 功能描述:

    Octal D-type flip-flop

供應(yīng)商型號(hào)品牌批號(hào)封裝庫(kù)存備注價(jià)格
AVGSEM
2020+
SOP20
4000
百分百原裝正品 真實(shí)公司現(xiàn)貨庫(kù)存 本公司只做原裝 可
詢價(jià)
PHI
2016+
SOP
4558
只做進(jìn)口原裝現(xiàn)貨!假一賠十!
詢價(jià)
PHILIPS
23+
SOP
12300
詢價(jià)
24+
5000
公司存貨
詢價(jià)
PHI
06+
SOIC
1000
全新原裝 絕對(duì)有貨
詢價(jià)
PHI
22+23+
SOP
27381
絕對(duì)原裝正品全新進(jìn)口深圳現(xiàn)貨
詢價(jià)
AVG SEMICONDUCTOR
21+
SOP20
4569
原裝現(xiàn)貨假一賠十
詢價(jià)
PHILIPS/飛利浦
23+
SOP-20L
3000
一級(jí)代理原廠VIP渠道,專注軍工、汽車(chē)、醫(yī)療、工業(yè)、
詢價(jià)
PHI
22+
SOP
25000
原裝現(xiàn)貨,價(jià)格優(yōu)惠,假一罰十
詢價(jià)
PHI
0340+
SOP
569
一級(jí)代理,專注軍工、汽車(chē)、醫(yī)療、工業(yè)、新能源、電力
詢價(jià)
更多74ALS273D供應(yīng)商 更新時(shí)間2025-1-24 13:58:00