74HC237D集成電路（IC）的信號(hào)開(kāi)關(guān)多路復(fù)用器解碼器規(guī)格書(shū)PDF中文資料

1. General description

The 74HC237 is a 3-to-8 line decoder, demultiplexer with latches at the three address inputs (An).

The 74HC237 essentially combines the 3-to-8 decoder function with a 3-bit storage latch. When

the latch is enabled (LE = LOW), the 74HC237 acts as a 3-to-8 active LOW decoder. When the

latch enable (LE) goes from LOW-to-HIGH, the last data present at the inputs before this transition,

is stored in the latches. Further address changes are ignored as long as LE remains HIGH. The

output enable input (E1 and E2) controls the state of the outputs independent of the address inputs

or latch operation. All outputs are HIGH unless E1 is LOW and E2 is HIGH. The 74HC237 is ideally

suited for implementing non-overlapping decoders in 3-state systems and strobes (stored address)

applications in bus-oriented systems.

2. Features and benefits

? Combines 3-to-8 decoder with 3-bit latch

? Multiple input enable for easy expansion or independent controls

? Active HIGH mutually exclusive outputs

? Wide supply voltage range from 2.0 V to 6.0 V

? CMOS low power dissipation

? High noise immunity

? Latch-up performance exceeds 100 mA per JESD 78 Class II Level B

? Complies with JEDEC standards:

? JESD8C (2.7 V to 3.6 V)

? JESD7A (2.0 V to 6.0 V)

? ESD protection:

? ? HBM JESD22-A114F exceeds 2000 V

? MM JESD22-A115-A exceeds 200 V

? Multiple package options

? Specified from -40 °C to +85 °C and from -40 °C to +125 °C