首頁>74LVT573PW>規(guī)格書詳情
74LVT573PW集成電路(IC)的鎖存器規(guī)格書PDF中文資料
廠商型號 |
74LVT573PW |
參數(shù)屬性 | 74LVT573PW 封裝/外殼為20-TSSOP(0.173",4.40mm 寬);包裝為卷帶(TR)剪切帶(CT)Digi-Reel? 得捷定制卷帶;類別為集成電路(IC)的鎖存器;產(chǎn)品描述:IC OCTAL D TRANSP LATCH 20TSSOP |
功能描述 | 3.3 V octal D-type transparent latch; 3-state |
封裝外殼 | 20-TSSOP(0.173",4.40mm 寬) |
文件大小 |
264.61 Kbytes |
頁面數(shù)量 |
15 頁 |
生產(chǎn)廠商 | Nexperia B.V. All rights reserved |
企業(yè)簡稱 |
NEXPERIA【安世】 |
中文名稱 | 安世半導體(中國)有限公司官網(wǎng) |
原廠標識 | |
數(shù)據(jù)手冊 | |
更新時間 | 2025-1-13 19:09:00 |
74LVT573PW規(guī)格書詳情
1. General description
The 74LVT573 is an 8-bit D-type transparent latch with 3-state outputs. The device features latch
enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs enter the latches.
In this condition the latches are transparent, a latch output will change each time its corresponding
D-input changes. When LE is LOW the latches store the information that was present at the inputs
a set-up time preceding the HIGH-to-LOW transition of LE. A HIGH on OE causes the outputs to
assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the
latches. Bus hold data inputs eliminate the need for external pull-up resistors to define unused
inputs
2. Features and benefits
? Wide supply voltage range from 2.7 to 3.6 V
? Inputs and outputs arranged for easy interfacing to microprocessors
? 3-state outputs for bus interfacing
? Common output enable control
? Overvoltage tolerant inputs to 5.5 V
? BiCMOS high speed and output drive
? Direct interface with TTL levels
? Input and output interface capability to systems at 5 V supply
? Bus hold data inputs eliminate need for external pull-up resistors to hold unused inputs
? Live insertion and extraction permitted
? No bus current loading when output is tied to 5 V bus
? Power-up reset
? Power-up 3-state
? IOFF circuitry provides partial Power-down mode operation
? Latch-up performance exceeds 500 mA per JESD 78 Class II Level B
? Complies with JEDEC standard JESD8C (2.7 V to 3.6 V)
? ESD protection:
? HBM JESD22-A114E exceeds 2000 V
? MM JESD22-A115-A exceeds 200 V
? Specified from -40 °C to +85 °C
產(chǎn)品屬性
- 產(chǎn)品編號:
74LVT573PW,118
- 制造商:
Nexperia USA Inc.
- 類別:
集成電路(IC) > 鎖存器
- 系列:
74LVT
- 包裝:
卷帶(TR)剪切帶(CT)Digi-Reel? 得捷定制卷帶
- 邏輯類型:
D 型透明鎖存器
- 電路:
8:8
- 輸出類型:
三態(tài)
- 電壓 - 供電:
2.7V ~ 3.6V
- 延遲時間 - 傳播:
2.7ns
- 電流 - 輸出高、低:
32mA,64mA
- 工作溫度:
-40°C ~ 85°C
- 安裝類型:
表面貼裝型
- 封裝/外殼:
20-TSSOP(0.173",4.40mm 寬)
- 供應商器件封裝:
20-TSSOP
- 描述:
IC OCTAL D TRANSP LATCH 20TSSOP
供應商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
NXP/恩智浦 |
24+ |
TSSOP20 |
880000 |
明嘉萊只做原裝正品現(xiàn)貨 |
詢價 | ||
NXP/恩智浦 |
22+ |
TSSOP20 |
8550 |
只做原裝正品假一賠十!正規(guī)渠道訂貨! |
詢價 | ||
NXP/恩智浦 |
0813+ |
TSSOP20 |
596 |
詢價 | |||
NXP |
21+ |
20TSSOP |
13880 |
公司只售原裝,支持實單 |
詢價 | ||
NXP(恩智浦) |
23+ |
NA |
6000 |
原裝現(xiàn)貨訂貨價格優(yōu)勢 |
詢價 | ||
Nexperia(安世) |
1923+ |
TSSOP-20 |
2260 |
向鴻只做原裝正品,我們沒有假貨!倉庫庫存優(yōu)勢 |
詢價 | ||
NXP(恩智浦) |
23+ |
N/A |
6000 |
原裝正品 支持實單 |
詢價 | ||
NXP USA Inc. |
24+ |
20-TSSOP |
56200 |
一級代理/放心采購 |
詢價 | ||
NEXPERIA/安世 |
22+ |
N/A |
7500 |
現(xiàn)貨,原廠原裝假一罰十! |
詢價 | ||
NEXPERIA/安世 |
21+ |
NA |
12820 |
只做原裝,質(zhì)量保證 |
詢價 |