首頁>AD9515_V01>規(guī)格書詳情

AD9515_V01中文資料亞德諾數據手冊PDF規(guī)格書

AD9515_V01
廠商型號

AD9515_V01

功能描述

1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Two Outputs

文件大小

407.42 Kbytes

頁面數量

28

生產廠商 Analog Devices
企業(yè)簡稱

AD亞德諾

中文名稱

亞德諾半導體技術有限公司官網

原廠標識
數據手冊

下載地址一下載地址二到原廠下載

更新時間

2025-1-3 10:53:00

AD9515_V01規(guī)格書詳情

GENERAL DESCRIPTION

The AD9515 features a two-output clock distribution IC in a

design that emphasizes low jitter and phase noise to maximize

data converter performance. Other applications with

demanding phase noise and jitter requirements also benefit

from this part.

There are two independent clock outputs. One output is

LVPECL, while the other output can be set to either LVDS or

CMOS levels. The LVPECL output operates to 1.6 GHz. The

other output operates to 800 MHz in LVDS mode and to

250 MHz in CMOS mode.

Each output has a programmable divider that can be set to

divide by a selected set of integers ranging from 1 to 32. The

phase of one clock output relative to the other clock output can

be set by means of a divider phase select function that serves as

a coarse timing adjustment.

The LVDS/CMOS output features a delay element with three

selectable full-scale delay values (1.5 ns, 5 ns, and 10 ns), each

with 16 steps of fine adjustment.

The AD9515 does not require an external controller for

operation or setup. The device is programmed by means of

11 pins (S0 to S10) using 4-level logic. The programming pins

are internally biased to ? VS. The VREF pin provides a level of

? VS. VS (3.3 V) and GND (0 V) provide the other two logic levels.

The AD9515 is ideally suited for data converter clocking

applications where maximum converter performance is

achieved by encode signals with subpicosecond jitter.

The AD9515 is available in a 32-lead LFCSP and operates from

a single 3.3 V supply. The temperature range is ?40°C to +85°C.

FEATURES

1.6 GHz differential clock input

2 programmable dividers

Divide-by in range from1 to 32

Phase select for coarse delay adjust

1.6 GHz LVPECL clock output

Additive output jitter 225 fs rms

800 MHz/250 MHz LVDS/CMOS clock output

Additive output jitter 300 fs rms/290 fs rms

Time delays up to 10 ns

Device configured with 4-level logic pins

Space-saving, 32-lead LFCSP

APPLICATIONS

Low jitter, low phase noise clock distribution

Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs

High performance wireless transceivers

High performance instrumentation

Broadband infrastructure

ATE

供應商 型號 品牌 批號 封裝 庫存 備注 價格
AD
24+
32-LFCSP
6980
原裝現(xiàn)貨,可開13%稅票
詢價
AD
21+
LFCSP32
2467
原裝現(xiàn)貨假一賠十
詢價
ADI
22+23+
QFN
43822
絕對原裝正品全新進口深圳現(xiàn)貨
詢價
ADI/亞德諾
24+
LFCSP-32
25500
授權代理直銷,原廠原裝現(xiàn)貨,假一罰十,特價銷售
詢價
AD
24+
88
詢價
ADI(亞德諾)
23+
NA
20094
正納10年以上分銷經驗原裝進口正品做服務做口碑有支持
詢價
AD
22+
32-LFCSP
10000
原裝正品優(yōu)勢現(xiàn)貨供應
詢價
ADI/亞德諾
23+
QFN
12500
全新原裝現(xiàn)貨,假一賠十
詢價
ADI
23+
BGAQFP
8659
原裝公司現(xiàn)貨!原裝正品價格優(yōu)勢.
詢價
AnalogDevices
32-LFCSP
2500
AD代理旗下一級分銷商,主營AD全系列產品
詢價