首頁>ADC3649>規(guī)格書詳情

ADC3649中文資料德州儀器數(shù)據(jù)手冊PDF規(guī)格書

ADC3649
廠商型號

ADC3649

功能描述

ACD354x Single Channel 14-bit 250MSPS and 500MSPS Analog-to-Digital Converter (ADC)

文件大小

4.27311 Mbytes

頁面數(shù)量

83

生產(chǎn)廠商 Texas Instruments
企業(yè)簡稱

TI德州儀器

中文名稱

美國德州儀器公司官網(wǎng)

原廠標識
數(shù)據(jù)手冊

下載地址一下載地址二到原廠下載

更新時間

2025-1-24 21:54:00

ADC3649規(guī)格書詳情

1 Features

? 14-bit, single channel 250 and 500MSPS ADC

? Noise spectral density: -158.5dBFS/Hz

? Thermal Noise: 74.5dBFS

? Single core (non-interleaved) ADC architecture

? Power consumption:

– 435mW (500MSPS)

– 369mW (250MSPS)

? Aperture jitter: 75fs

? Buffered analog inputs

– Programmable 100 and 200Ω termination

? Input fullscale: 2Vpp

? Full power input bandwidth (-3dB): 1.4GHz

? Spectral performance (fIN = 70MHz, -1dBFS):

– SNR: 73.8dBFS

– SFDR HD2,3: 82dBc

– SFDR worst spur: 94dBFS

? Digital down-converters (DDCs)

– Up to four independent DDC

– Complex and real decimation

– Decimation: 2x, 4x to 32768x decimation

– 48-bit NCO phase coherent frequency hopping

? DDR/Serial LVDS interface

– 16-bit Parallel SDR, DDR LVDS for DDC

bypass

– Serial LVDS for decimation

– 32-bit output option for high decimation

2 Applications

? Software defined radio

? Spectrum analyzer

? Radar

? Spectroscopy

? Power amplifier linearization

? Communications infrastructure

3 Description

The ADC3548 and ADC3549 (ADC354x) is a 14-

bit, 250 and 500MSPS, single channel analog to

digital converter (ADC). The device is designed for

high signal-to-noise ratio (SNR) and delivers a noise

spectral density as low as -158.5dBFS/Hz.

The power efficient ADC architecture consumes

435mW at 500MSPS and provides power scaling with

lower sampling rates (369mW at 250MSPS).

The ADC354x includes a quad band digital downconverter

(DDC) supporting wide band decimation by

2 to narrow band decimation by 32768. The DDC

uses a 48-bit NCO which supports phase coherent

and phase continuous frequency hopping.

The ADC354x is outfitted with a flexible LVDS

interface. In decimation bypass mode, the device

uses a 14-bit wide parallel SDR or DDR LVDS

interface. When using decimation, the output data is

transmitted using a serial LVDS interface reducing the

number of lanes needed as decimation increases. For

high decimation rates, the output resolution can be

increased to 32-bit.

供應商 型號 品牌 批號 封裝 庫存 備注 價格
ADI/亞德諾
22+
66900
原封裝
詢價
TI(德州儀器)
23+
WQFN40
6000
誠信服務,絕對原裝原盤
詢價
AD
22+23+
DIP
70551
絕對原裝正品現(xiàn)貨,全新深圳原裝進口現(xiàn)貨
詢價
AD
21+
DIP
12588
原裝正品,自己庫存 假一罰十
詢價
AD
22+
DIP
25000
原裝現(xiàn)貨,價格優(yōu)惠,假一罰十
詢價
TI(德州儀器)
23+
QFN40EP(5x5)
1652
原裝現(xiàn)貨,免費供樣,技術(shù)支持,原廠對接
詢價
TI德州儀器
22+
24000
原裝正品現(xiàn)貨,實單可談,量大價優(yōu)
詢價
TI
23+
WQFN-40
7520
專注配單,只做原裝進口現(xiàn)貨
詢價
AD
/
DIP
1
一級代理,專注軍工、汽車、醫(yī)療、工業(yè)、新能源、電力
詢價
AD
21+
DIP
1
原裝現(xiàn)貨假一賠十
詢價