CY7C057V-15AXI中文資料賽普拉斯數(shù)據(jù)手冊(cè)PDF規(guī)格書

Features

■ True dual-ported memory cells that allow simultaneous

access of the same memory location

■ 16K x 36 organization (CY7C056V)

■ 32K x 36 organization (CY7C057V)

■ 0.25-micron Complimentary metal oxide semiconductor

(CMOS) for optimum speed/power

■ High-speed access: 12/15 ns

■ Low operating power

? Active: ICC = 250 mA (typical)

? Standby: ISB3 = 10 μA (typical)

■ Fully asynchronous operation

■ Automatic power-down

■ Expandable data bus to 72 bits or more using Master/Slave

Chip Select when using more than one device

■ On-chip arbitration logic

■ Semaphores included to permit software handshaking

between ports

■ INT flag for port-to-port communication

■ Byte select on left port

■ Bus matching on right port

■ Depth expansion via dual chip enables

■ Pin select for Master or Slave

■ Commercial and Industrial temperature ranges

■ Available in 144-Pin Thin quad plastic flatpack (TQFP) or

172-Ball ball grid array (BGA)

■ Pb-free packages available

■ Compact packages:

? 144-Pin TQFP (20 x 20 x 1.4 mm)

? 172-Ball BGA (1.0-mm pitch) (15 x 15 x.51 mm)