首頁>CYP15G0401RB-BGXI>規(guī)格書詳情
CYP15G0401RB-BGXI中文資料賽普拉斯數(shù)據(jù)手冊PDF規(guī)格書
相關(guān)芯片規(guī)格書
更多- CYP15G0401RB-BGXC
- CYP15G0401RB-BGI
- CYP15G0401RB-BGC
- CYP15G0401RB
- CYP15G0401DXB-BGXI
- CYP15G0401DXB-BGXC
- CYP15G0401DXB-BGI
- CYP15G0401DXB-BGI
- CYP15G0401DXB-BGC
- CYP15G0401DXB-BGC
- CYP15G0401DXB_05
- CYP15G0401DXB
- CYP15G0401DXB
- CYP15G0401DXA-BGI
- CYP15G0401DXA-BGC
- CYP15G0401DXA
- CYP15G0201DXB-BBXI
- CYP15G0201DXB-BBXC
CYP15G0401RB-BGXI規(guī)格書詳情
Functional Description
The CYP15G0401RB Quad HOTLink II? Receiver is a point-to-point or point-to-multipoint communications building block allowing the transfer of data over high-speed serial links (optical fiber, balanced, and unbalanced copper transmission lines) at signaling speeds ranging from 195-to-1500 MBaud per serial link.
Each receive channel accepts serial data and converts it to parallel data, decodes the data into characters, and presents these characters to an Output Register. Figure 1 illustrates typical connections between independent host systems and corresponding CYP15G0401TB and CYP15G0401RB parts.
Features
? Quad receiver for 195 to 1500 MBaud serial signaling rate
— Aggregate throughput of 6 GBits/second
? Second-generation HOTLink? technology
? Compliant to multiple standards
— ESCON, DVB-ASI, Fibre Channel and Gigabit Ethernet (IEEE802.3z)
— 8B/10B encoded or 10-bit unencoded data
? Selectable parity generate
? Selectable output clocking options
? MultiFrame? Receive Framer
— Bit and Byte alignment
— Comma or full K28.5 detect
— Single- or multi-byte framer for byte alignment
— Low-latency option
? Synchronous LVTTL parallel interface
? Optional Elasticity Buffer in Receive Path
? Internal Clock/Data Recovery (CDR) PLLs with no external PLL components
? Dual differential PECL-compatible serial inputs per channel
— Internal DC-restoration
? Compatible with
— Fiber-optic modules
— Copper cables
— Circuit board traces
? JTAG boundary scan
? Built-In Self-Test (BIST) for at-speed link testing
? Per-channel Link Quality Indicator
— Analog signal detect
— Digital signal detect
? Low power 2.1W @ 3.3V typical
? Single 3.3V supply
? 256-ball thermally enhanced BGA
? Pb free package available
? 0.25μ BiCMOS technology
產(chǎn)品屬性
- 型號:
CYP15G0401RB-BGXI
- 制造商:
CYPRESS
- 制造商全稱:
Cypress Semiconductor
- 功能描述:
Quad HOTLink II⑩ Receiver
供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
CYPRESS(賽普拉斯) |
23+ |
BGAE256EP |
7350 |
現(xiàn)貨供應(yīng),當(dāng)天可交貨!免費(fèi)送樣,原廠技術(shù)支持!!! |
詢價(jià) | ||
Cypress |
21+ |
托盤 |
20 |
原裝現(xiàn)貨假一賠十 |
詢價(jià) | ||
Cypress |
256-BGA |
3200 |
Cypress一級分銷,原裝原盒原包裝! |
詢價(jià) | |||
CYP |
1535+ |
610 |
詢價(jià) | ||||
CYPRESS/賽普拉斯 |
23+ |
BGA256 |
300 |
原裝正品代理渠道價(jià)格優(yōu)勢 |
詢價(jià) | ||
Cypress Semiconductor Corp |
23+ |
256-BGA27x27 |
7300 |
專注配單,只做原裝進(jìn)口現(xiàn)貨 |
詢價(jià) | ||
Cypress Semiconductor Corp |
23+ |
256-BGA27x27 |
7300 |
專注配單,只做原裝進(jìn)口現(xiàn)貨 |
詢價(jià) | ||
CYPRESS/賽普拉斯 |
2223+ |
26800 |
只做原裝正品假一賠十為客戶做到零風(fēng)險(xiǎn) |
詢價(jià) | |||
CypressSemiconductorCorp |
19+ |
68000 |
原裝正品價(jià)格優(yōu)勢 |
詢價(jià) | |||
CYPRESS/賽普拉斯 |
2023+ |
SMD |
7868 |
十五年行業(yè)誠信經(jīng)營,專注全新正品 |
詢價(jià) |