首頁(yè)>IC61SF12836-8.5B>規(guī)格書(shū)詳情
IC61SF12836-8.5B中文資料ICSI數(shù)據(jù)手冊(cè)PDF規(guī)格書(shū)
廠商型號(hào) |
IC61SF12836-8.5B |
功能描述 | 128K x 32 Flow Through SyncBurst SRAM |
文件大小 |
174.26 Kbytes |
頁(yè)面數(shù)量 |
17 頁(yè) |
生產(chǎn)廠商 | Integrated Circuit Solution Inc |
企業(yè)簡(jiǎn)稱(chēng) |
ICSI |
中文名稱(chēng) | Integrated Circuit Solution Inc官網(wǎng) |
原廠標(biāo)識(shí) | |
數(shù)據(jù)手冊(cè) | |
更新時(shí)間 | 2024-11-18 9:12:00 |
相關(guān)芯片規(guī)格書(shū)
更多IC61SF12836-8.5B規(guī)格書(shū)詳情
DESCRIPTION
The ICSI IC61SF12832 and IC61SF12836 are high-speed synchronous static RAM designed to provide a burstable, high performance for high speed networking and communication applications. It is organized as 131,072 words by 32 bits or 36 bits, fabricated with ICSIs advanced CMOS technology. The device integrates a 2-bit burst counter, high-speed SRAM core, and high-drive capability outputs into a single monolithic circuit. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input.
FEATURES
? Fast access times: 7.5 ns, 8 ns, 8.5 ns, 10 ns, and 12 ns
? Internal self-timed write cycle
? Individual Byte Write Control and Global Write
? Clock controlled, registered address, data inputs and control signals
? PentiumTM or linear burst sequence control using MODE input
? Three chip enables for simple depth expansion and address pipelining
? Common data inputs and data outputs
? 100-Pin TQFP (JEDEC LQFP) and 119-pin PBGA package
? Single +3.3V +10, -5 power supply
? Power-down snooze mode
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫(kù)存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
ISSI |
23+ |
TQFP |
1498 |
全新原裝現(xiàn)貨 |
詢價(jià) | ||
ICSI |
24+ |
TQFP |
6500 |
獨(dú)立分銷(xiāo)商 公司只做原裝 誠(chéng)心經(jīng)營(yíng) 免費(fèi)試樣正品保證 |
詢價(jià) | ||
ICSI |
23+ |
NA |
19960 |
只做進(jìn)口原裝,終端工廠免費(fèi)送樣 |
詢價(jià) | ||
ICSI |
16+ |
TQFP |
2500 |
進(jìn)口原裝現(xiàn)貨/價(jià)格優(yōu)勢(shì)! |
詢價(jià) | ||
ICSI |
BGAQFP |
6688 |
15 |
現(xiàn)貨庫(kù)存 |
詢價(jià) |