首頁(yè)>IN74AC112D>規(guī)格書詳情
IN74AC112D中文資料IKSEMICON數(shù)據(jù)手冊(cè)PDF規(guī)格書

廠商型號(hào) |
IN74AC112D |
功能描述 | Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS |
文件大小 |
223.9 Kbytes |
頁(yè)面數(shù)量 |
6 頁(yè) |
生產(chǎn)廠商 | IK Semicon Co., Ltd |
企業(yè)簡(jiǎn)稱 |
IKSEMICON |
中文名稱 | IK Semicon Co., Ltd官網(wǎng) |
原廠標(biāo)識(shí) | ![]() |
數(shù)據(jù)手冊(cè) | |
更新時(shí)間 | 2025-5-21 11:01:00 |
人工找貨 | IN74AC112D價(jià)格和庫(kù)存,歡迎聯(lián)系客服免費(fèi)人工找貨 |
IN74AC112D規(guī)格書詳情
The IN74AC112 is identical in pinout to the LS/ALS112, HC/HCT112. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALS outputs. Each flip-flop is negative-edge clocked and has active-low asynchronous Set and Reset inputs.
? Outputs Directly Interface to CMOS, NMOS, and TTL
? Operating Voltage Range: 2.0 to 6.0 V
? Low Input Current: 1.0 μA; 0.1 μA @ 25°C
? High Noise Immunity Characteristic of CMOS Devices
? Outputs Source/Sink 24 mA
產(chǎn)品屬性
- 型號(hào):
IN74AC112D
- 制造商:
INTEGRAL
- 制造商全稱:
INTEGRAL
- 功能描述:
Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS