首頁>ISPLSI2032-135LJ>規(guī)格書詳情

ISPLSI2032-135LJ中文資料萊迪思數(shù)據(jù)手冊PDF規(guī)格書

ISPLSI2032-135LJ
廠商型號

ISPLSI2032-135LJ

功能描述

In-System Programmable High Density PLD

文件大小

145.5 Kbytes

頁面數(shù)量

15

生產(chǎn)廠商 Lattice Semiconductor
企業(yè)簡稱

Lattice萊迪思

中文名稱

萊迪思半導(dǎo)體公司官網(wǎng)

原廠標(biāo)識
數(shù)據(jù)手冊

下載地址一下載地址二到原廠下載

更新時(shí)間

2025-1-20 15:36:00

ISPLSI2032-135LJ規(guī)格書詳情

Description

The ispLSI 2032 and 2032A are High Density Programmable Logic Devices. The devices contain 32 Registers, 32 Universal I/O pins, two Dedicated Input Pins, three Dedicated Clock Input Pins, one dedicated Global OE input pin and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 2032 and 2032A feature 5V in system programmability and in-system diagnostic capabilities. The ispLSI 2032 and 2032A offer nonvolatile reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable systems.

Features

? ENHANCEMENTS

— ispLSI 2032A is Fully Form and Function Compat to the ispLSI 2032, with Identical Timing Specifcations and Packaging

— ispLSI 2032A is Built on an Advanced 0.35 Micron E2CMOS? Technology

? HIGH DENSITY PROGRAMMABLE LOGIC

— 1000 PLD Gates

— 32 I/O Pins, Two Dedicated Inputs

— 32 Registers

— High Speed Global Interconnect

— Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.

— Small Logic Block Size for Random Logic

? HIGH PERFORMANCE E2CMOS? TECHNOLOGY

— fmax = 180 MHz Maximum Operating Frequency

— tpd = 5.0 ns Propagation Delay

— TTL Compatible Inputs and Outputs

— Electrically Erasable and Reprogrammable

— Non-Volatile

— 100 Tested at Time of Manufacture

— Unused Product Term Shutdown Saves Power

? IN-SYSTEM PROGRAMMABLE

— In-System Programmable (ISP?) 5V Only

— Increased Manufacturing Yields, Reduced Time-to Market and Improved Product Quality

— Reprogram Soldered Devices for Faster Prototyp

? OFFERS THE EASE OF USE AND FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBIL OF FIELD PROGRAMMABLE GATE ARRAYS

— Complete Programmable Device Can Combine G Logic and Structured Designs

— Enhanced Pin Locking Capability

— Three Dedicated Clock Input Pins

— Synchronous and Asynchronous Clocks

— Programmable Output Slew Rate Control to Minimize Switching Noise

— Flexible Pin Placement

— Optimized Global Routing Pool Provides Global Interconnectivity

產(chǎn)品屬性

  • 型號:

    ISPLSI2032-135LJ

  • 制造商:

    Rochester Electronics LLC

  • 功能描述:

    - Bulk

供應(yīng)商 型號 品牌 批號 封裝 庫存 備注 價(jià)格
LATTICE
23+
PLCC-44
5000
原裝正品,假一罰十
詢價(jià)
LATTICE
24+
PLCC44
50
詢價(jià)
LATTICE/萊迪斯
2223+
PLCC-44
26800
只做原裝正品假一賠十為客戶做到零風(fēng)險(xiǎn)
詢價(jià)
LATTICE(萊迪思)
23+
PLCC-44(16
907
深耕行業(yè)12年,可提供技術(shù)支持。
詢價(jià)
MOTOROLA
22+
PLCC
8000
原裝正品支持實(shí)單
詢價(jià)
LATTICE
23+
NA
20000
全新原裝假一賠十
詢價(jià)
Lattice
2023+
PLCC44
50000
原裝現(xiàn)貨
詢價(jià)
LATTICE
23+
PLCC44
8000
只做原裝現(xiàn)貨
詢價(jià)
LATTICE
23+
PLCC44
7000
詢價(jià)
LATTICE
22+
NA
7800
絕對全新原裝現(xiàn)貨
詢價(jià)