首頁>K4H283238A-TCA2>規(guī)格書詳情
K4H283238A-TCA2中文資料三星數(shù)據(jù)手冊PDF規(guī)格書
相關(guān)芯片規(guī)格書
更多K4H283238A-TCA2規(guī)格書詳情
Features
? Double-data-rate architecture; two data transfers per clock cycle
? Bidirectional data strobe(DQS)
? Four banks operation
? Differential clock inputs(CK and CK)
? DLL aligns DQ and DQS transition with CK transition
? MRS cycle with address key programs
-. Read latency 2, 2.5 (clock)
-. Burst length (2, 4, 8)
-. Burst type (sequential & interleave)
? All inputs except data & DM are sampled at the positive going edge of the system clock(CK)
? Data I/O transactions on both edges of data strobe
? Edge aligned data output, center aligned data input
? LDM,UDM/DM for write masking only
? Auto & Self refresh
? 15.6us refresh interval(4K/64ms refresh)
? Maximum burst refresh cycle : 8
? 66pin TSOP II package
產(chǎn)品屬性
- 型號：
K4H283238A-TCA2
- 制造商：
SAMSUNG
- 制造商全稱：
Samsung semiconductor
- 功能描述：
128Mb DDR SDRAM
| 供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
|---|---|---|---|---|---|---|---|
SAM |
1535+ |
466 |
詢價 | ||||
- |
23+ |
BGA |
13000 |
原廠授權(quán)一級代理,專業(yè)海外優(yōu)勢訂貨,價格優(yōu)勢、品種 |
詢價 | ||
SAMSUNG |
2020+ |
TSOP |
80000 |
只做自己庫存,全新原裝進口正品假一賠百,可開13%增 |
詢價 | ||
SAMSUNG |
22+ |
BGA |
8000 |
原裝正品支持實單 |
詢價 | ||
SAMSUNG/三星 |
2021+ |
BGA |
100500 |
一級代理專營品牌!原裝正品,優(yōu)勢現(xiàn)貨,長期排單到貨 |
詢價 | ||
SAMSUNG |
2022+ |
TSOP |
20000 |
只做原裝進口現(xiàn)貨.假一罰十 |
詢價 | ||
DLZ |
22+ |
TSSOP56 |
354000 |
詢價 | |||
SAMSUNG |
2023+ |
TSOP |
5378 |
全新原廠原裝產(chǎn)品、公司現(xiàn)貨銷售 |
詢價 | ||
SAMSUNG |
1923+ |
TSOP |
9865 |
原裝進口現(xiàn)貨庫存專業(yè)工廠研究所配單供貨 |
詢價 | ||
SAMSUNG |
23+ |
TSOP |
20000 |
原廠原裝正品現(xiàn)貨 |
詢價 |
