Features

? Input clock frequency of 1 kHz to 170 MHz

? Output clock frequency of 500 kHz to 160 MHz

? Jitter attenuation of input clock provided by VCXO circuit.

Jitter transfer characteristics user configured through

selection of external loop filter components.

? 3:1 Input MUX for input reference clocks

? PLL lock status output

? PLL Clear function allows seamless synchronizing to an

altered input clock phase, virtually eliminating the

generation of wander or extra clock cycles.

? VCXO-based clock generation offers very low jitter and

phase noise generation, even with a low frequency or

jittery input clock.

? 2nd PLL provides translation of VCXO PLL output

(VCLK) to higher or alternate clock frequencies (TCLK).

? Device will free-run in the absence of an input clock

based on the VCXO crystal frequency.

? 56 pin TSSOP package

? Single 3.3 V power supply

? 5 V tolerant inputs on ICLK0 and ICLK1

MK2069-01屬于集成電路（IC） > 時鐘發(fā)生器，PLL，頻率合成器。瑞薩科技有限公司制造生產(chǎn)的MK2069-01時鐘發(fā)生器，PLL，頻率合成器時鐘發(fā)生器、PLL 和頻率合成器集成電路 (IC) 可為邏輯器件提供參考信號的穩(wěn)定定時脈沖，這些器件包括計算機、微控制器、數(shù)據(jù)通信系統(tǒng)和圖形/視頻發(fā)生器。這些集成電路可能包括緩沖器、驅(qū)動器、分頻器、倍頻器、多路復(fù)用器、合成器、扇出分配器和預(yù)分頻器。