首頁>NMUX1309PW>規(guī)格書詳情
NMUX1309PW中文資料安世數(shù)據(jù)手冊(cè)PDF規(guī)格書
廠商型號(hào) |
NMUX1309PW |
功能描述 | 1.5 V to 5.5 V, dual 4-channel switch analog multiplexer and demultiplexer with injection-current control |
絲印標(biāo)識(shí) | |
封裝外殼 | TSSOP16 |
文件大小 |
338.49 Kbytes |
頁面數(shù)量 |
23 頁 |
生產(chǎn)廠商 | Nexperia B.V. All rights reserved |
企業(yè)簡稱 |
NEXPERIA【安世】 |
中文名稱 | 安世半導(dǎo)體(中國)有限公司官網(wǎng) |
原廠標(biāo)識(shí) | |
數(shù)據(jù)手冊(cè) | |
更新時(shí)間 | 2025-1-23 20:00:00 |
NMUX1309PW規(guī)格書詳情
1. General description
The NMUX1309 is a general purpose, CMOS, bi-directional, dual 4 channel analog switch, with an
operating voltage range of 1.5 V to 5.5 V. The NMUX1309 is dual source compatible with existing
4852 and 4052 devices. The NUMX1309 extends the digital logic thresholds to be compatible with
1.8 V systems without the need for voltage translation.
The analog signal pins are comprised of two common inputs/outputs (nZ) and eight independent
inputs/outputs (nY0 to nY3). All analog signal pins are bi-directional and support a voltage range
from GND to VCC.
All analog signal pins integrate injection current control circuitry. This control circuitry isolates
overvoltage spikes on disconnected analog signal pins from coupling to the connected analog
signal path, thereby preserving measurement accuracy. Additionally, this integration makes the use
of external overvoltage clamp components (e.g. resistive diode network) unnecessary.
There are three control signal pins (S0, S1, and E). S0 and S1 determine the analog channels
to connect between nZ and nYn. E can be used to override S0 and S1, disconnecting all analog
channels. The control signal pins support 1.8 V logic thresholds across all operating voltages.
In addition, these pins are 5.5 V tolerant, enabling up to 5.5 V operation independent of supply
voltage.
2. Features and benefits
? Wide operating range: 1.5 V to 5.5 V
? 2x SP4T-Z functionality
? Rail-to-Rail operation on analog signal pins
? Injection current control
? 1.8 V digital logic thresholds
? Digital pins compatible with 1.8 V logic thresholds across full VCC range
? Removes need for up-translation device for compatibility with low voltage GPIOs
? Ioff circuitry
? Enables wider latitude for power sequencing considerations
? Isolates backflow between supply rail and any biased digital/analog input when VCC = 0 V
? Prevents any biased digital/analog input from backpowering VCC when VCC = 0 V
? Maintains Hi-Z state of analog switch when VCC = 0 V
? 5.5 V overvoltage tolerant digital inputs
? Supports switching of 5.5 V digital signals across full VCC operating range
? Removes need for down-translation when switching thresholds are met
? Pin compatible with industry standard 4052 and 4852 analog switch products
? ESD protection:
? HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
? CDM: ANSI/ESDA/JEDEC JS-002 class C2b exceeds 750 V
? Specified from -40 °C to +85 °C and from -40 °C to +125 °C
3. Applications
? Analog or digital multiplexing/demultiplexing
? System monitoring and diagnostics
? Enterprise computing
? Appliances
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
MURATA/村田 |
23+ |
NA/ |
3272 |
原裝現(xiàn)貨,當(dāng)天可交貨,原型號(hào)開票 |
詢價(jià) | ||
MURATA/村田 |
24+ |
ZIP5 |
990000 |
明嘉萊只做原裝正品現(xiàn)貨 |
詢價(jià) | ||
MURATA/村田 |
23 |
DIP |
55000 |
原廠渠道原裝正品假一賠十 |
詢價(jià) | ||
MURATA/村田 |
23+ |
DIP |
3 |
只做原裝正品現(xiàn)貨!或訂貨假一賠十! |
詢價(jià) | ||
MURATA |
DIP-5 |
699839 |
集團(tuán)化配單-有更多數(shù)量-免費(fèi)送樣-原包裝正品現(xiàn)貨-正規(guī) |
詢價(jià) | |||
MURATA |
22+23+ |
DIP |
41995 |
絕對(duì)原裝正品全新進(jìn)口深圳現(xiàn)貨 |
詢價(jià) | ||
MURATA |
DIP5 |
68900 |
原包原標(biāo)簽100%進(jìn)口原裝常備現(xiàn)貨! |
詢價(jià) | |||
MURATA |
DIP |
1500 |
原裝長期供貨! |
詢價(jià) | |||
MURATA/村田 |
22+ |
DIP |
9000 |
原裝正品 |
詢價(jià) | ||
MURATA/村田 |
2021+ |
DIP |
100500 |
一級(jí)代理專營品牌!原裝正品,優(yōu)勢(shì)現(xiàn)貨,長期排單到貨 |
詢價(jià) |