首頁>PLL102-03SCL>規(guī)格書詳情
PLL102-03SCL中文資料PLL數(shù)據(jù)手冊(cè)PDF規(guī)格書
PLL102-03SCL規(guī)格書詳情
DESCRIPTION
The PLL102-03 is a high performance, low skew, low jitter zero delay buffer designed to distribute high speed clocks and is available in an 8-pin SOIC package. It has four outputs that are synchronized with the input. The synchronization is established via CLKOUT feed back to the input of the PLL. Since the skew between the input and output is less than ±350 ps, the device acts as a zero delay buffer.
FEATURES
? Frequency range 75 ~ 180MHz.
? Internal phase locked loop will allow spread spectrum modulation on reference clock to pass to the outputs (up to 100kHz SST modulation).
? Zero input - output delay.
? Less than 700 ps device - device skew.
? Less than 250 ps skew between outputs.
? Less than 150 ps cycle - cycle jitter.
? Output Enable function tri-state outputs.
? 3.3V operation.
? Available in 8-Pin 150mil SOIC GREEN package.
產(chǎn)品屬性
- 型號(hào)：
PLL102-03SCL
- 制造商：
PLL
- 制造商全稱：
PLL
- 功能描述：
Low Skew Output Buffer
| 供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫存 | 備注 | 價(jià)格 |
|---|---|---|---|---|---|---|---|
PHASELINK |
23+ |
NA/ |
2500 |
優(yōu)勢代理渠道,原裝正品,可全系列訂貨開增值稅票 |
詢價(jià) | ||
只做原裝 |
24+ |
SOP-8 |
36520 |
一級(jí)代理/放心采購 |
詢價(jià) | ||
PHASELINK |
1948+ |
SOP-8 |
6852 |
只做原裝正品現(xiàn)貨!或訂貨假一賠十! |
詢價(jià) | ||
Phaselink |
* |
39000 |
集團(tuán)化配單-有更多數(shù)量-免費(fèi)送樣-原包裝正品現(xiàn)貨-正規(guī) |
詢價(jià) | |||
PhaseLink |
24+ |
SOP8S |
3629 |
原裝優(yōu)勢!房間現(xiàn)貨!歡迎來電! |
詢價(jià) | ||
Phaselink |
589220 |
16余年資質(zhì) 絕對(duì)原盒原盤 更多數(shù)量 |
詢價(jià) | ||||
PHASELINK |
22+ |
原廠原封 |
5000 |
全新原裝現(xiàn)貨!自家?guī)齑? |
詢價(jià) | ||
Phaselink |
23+ |
SMD |
5000 |
原裝正品,假一罰十 |
詢價(jià) | ||
Phaseli |
2020+ |
* |
8000 |
只做自己庫存,全新原裝進(jìn)口正品假一賠百,可開13%增 |
詢價(jià) | ||
PHASELI |
2021+ |
SOIC8 |
100500 |
一級(jí)代理專營品牌!原裝正品,優(yōu)勢現(xiàn)貨,長期排單到貨 |
詢價(jià) |
