首頁>PN54SC8T595MPWTSEP>規(guī)格書詳情
PN54SC8T595MPWTSEP中文資料德州儀器數(shù)據(jù)手冊PDF規(guī)格書

廠商型號 |
PN54SC8T595MPWTSEP |
功能描述 | SN54SC8T595-SEP Radiation Tolerant 8-Bit Shift Registers With 3-State Output And Logic Level Shifter |
文件大小 |
1.30469 Mbytes |
頁面數(shù)量 |
32 頁 |
生產(chǎn)廠商 | Texas Instruments |
企業(yè)簡稱 |
TI1【德州儀器】 |
中文名稱 | 德州儀器官網(wǎng) |
原廠標(biāo)識 | ![]() |
數(shù)據(jù)手冊 | |
更新時間 | 2025-3-1 17:57:00 |
人工找貨 | PN54SC8T595MPWTSEP價格和庫存,歡迎聯(lián)系客服免費(fèi)人工找貨 |
PN54SC8T595MPWTSEP規(guī)格書詳情
1 Features
? VID TBD
? Radiation Tolerant:
– Single Event Latch-Up (SEL) immune up to 43
MeV-cm2/mg at 125°C
– Total Ionizing Does (TID) Radiation Lot
Acceptance Testing (RLAT) for every wafer lot
up to 30 krad(Si)
– Single Event Transient (SET) characterized up
to LET = 43 MeV-cm2/mg
? Wide operating range of 1.2V to 5.5V
? Single-supply voltage translator:
– Up translation:
? 1.2V to 1.8V
? 1.5V to 2.5V
? 1.8V to 3.3V
? 3.3V to 5.0V
– Down translation:
? 5.0V, 3.3V, 2.5V to 1.8V
? 5.0V, 3.3V to 2.5V
? 5.0V to 3.3V
? 5.5V tolerant input pins
? Supports standard pinouts
? Up to 150Mbps with 5V or 3.3V VCC
? Latch-up performance exceeds 250mA per JESD
17
? Space enhanced plastic:
– Controlled baseline
– Au bondwire and NiPdAu lead finish
– Meets NASA ASTM E595 outgassing
specification
– One fabrication, assembly, and test site
– Extended product life cycle
– Product traceability
2 Applications
? Enable or disable a digital signal
? Controlling an indicator LED
? Translation between communication modules and
system controllers
3 Description
The SN54SC8T595-SEP device contains an 8-bit,
serial-in, parallel-out shift register that feeds an 8-
bit D-type storage register. The storage register has
parallel 3-state outputs. Separate clocks are provided
for both the shift and storage register. The shift
register has a direct overriding clear ( SRCLR) input,
serial (SER) input, and a serial output (QH') for
cascading. When the output-enable ( OE) input is
high, the outputs are in a high-impedance state.
Internal register data is not impacted by the operation
of the OE input. The output level is referenced to the
supply voltage (VCC) and supports 1.8V, 2.5V, 3.3V,
and 5V CMOS levels.
The input is designed with a lower threshold circuit to
support up translation for lower voltage CMOS inputs
(for example, 1.2V input to 1.8V output or 1.8V input
to 3.3V output). In addition, the 5V tolerant input pins
enable down translation (for example, 3.3V to 2.5V
output).
供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
NXP(恩智浦) |
23+ |
NA |
20094 |
正納10年以上分銷經(jīng)驗(yàn)原裝進(jìn)口正品做服務(wù)做口碑有支持 |
詢價 | ||
NXP/恩智浦 |
1950+ |
BGA |
4856 |
只做原裝正品現(xiàn)貨!或訂貨假一賠十! |
詢價 | ||
NXP/恩智浦 |
23+ |
BGA |
89630 |
當(dāng)天發(fā)貨全新原裝現(xiàn)貨 |
詢價 | ||
NXP/恩智浦 |
23+ |
NA |
880000 |
明嘉萊只做原裝正品現(xiàn)貨 |
詢價 | ||
NXP(恩智浦) |
23+ |
NA |
6000 |
原裝現(xiàn)貨訂貨價格優(yōu)勢 |
詢價 | ||
TI |
21+ |
BGA-64 |
4500 |
原裝現(xiàn)貨 |
詢價 | ||
NXP/恩智浦 |
21+ |
BGA |
25000 |
百域芯優(yōu)勢 實(shí)單必成 可開13點(diǎn)增值稅發(fā)票 |
詢價 | ||
NXP |
18+ |
QFN |
61 |
原裝 |
詢價 | ||
NXP |
23+ |
BGA-64 |
4500 |
正規(guī)渠道,只有原裝! |
詢價 | ||
NXP/恩智浦 |
22+ |
586000 |
原裝正品現(xiàn)貨,可開13點(diǎn)稅 |
詢價 |