首頁>SN54SC4T32MPWTSEP>規(guī)格書詳情
SN54SC4T32MPWTSEP中文資料德州儀器數(shù)據(jù)手冊PDF規(guī)格書

廠商型號 |
SN54SC4T32MPWTSEP |
功能描述 | SN54SC4T32-SEP Radiation Tolerant, Quadruple 2-Input Positive-OR Gates With Integrated Translation |
絲印標識 | |
封裝外殼 | TSSOP |
文件大小 |
1.81373 Mbytes |
頁面數(shù)量 |
24 頁 |
生產(chǎn)廠商 | Texas Instruments |
企業(yè)簡稱 |
TI1【德州儀器】 |
中文名稱 | 德州儀器官網(wǎng) |
原廠標識 | ![]() |
數(shù)據(jù)手冊 | |
更新時間 | 2025-3-11 9:10:00 |
人工找貨 | SN54SC4T32MPWTSEP價格和庫存,歡迎聯(lián)系客服免費人工找貨 |
相關芯片規(guī)格書
更多SN54SC4T32MPWTSEP規(guī)格書詳情
1 Features
? Vendor item drawing available, VID
V62/23629-01XE
? Total ionizing dose characterized at 30 krad (Si)
– Total ionizing dose radiation lot acceptance
testing (TID RLAT) for every wafer lot to 30
krad (Si)
? Single-event effects (SEE) characterized:
– Single event latch-up (SEL) immune to linear
energy transfer (LET) = 43 MeV-cm2 /mg
– Single event transient (SET) characterized to
43 MeV-cm2 /mg
? Wide operating range of 1.2 V to 5.5 V
? Single-supply translating gates at 5/3.3/2.5/1.8/1.2
V VCC
– TTL compatible inputs:
? Up translation:
– 1.8-V – Inputs from 1.2 V
– 2.5-V – Inputs from 1.8 V
– 3.3-V – Inputs from 1.8 V, 2.5 V
– 5.0-V – Inputs from 2.5 V, 3.3 V
? Down translation:
– 1.2-V – Inputs from 1.8 V, 2.5 V, 3.3 V,
5.0 V
– 1.8-V – Inputs from 2.5 V, 3.3 V, 5.0 V
– 2.5-V – Inputs from 3.3 V, 5.0 V
– 3.3-V – Inputs from 5.0 V
? 5.5 V tolerant input pins
? Output drive up to 25 mA AT 5-V
? Latch-up performance exceeds 250 mA per
JESD 17
? Space enhanced plastic (SEP)
– Controlled baseline
– Gold bondwire
– NiPdAu lead finish
– One assembly and test site
– One fabrication site
– Military (–55°C to 125°C) temperature range
– Extended product life cycle
– Product traceability
– Meets NASAs ASTM E595 outgassing
specification
2 Applications
? Enable or disable a digital signal
? Controlling an indicator LED
? Translation between communication modules and
system controllers
3 Description
The SN54SC4T32-SEP contains four independent
2-input OR Gates with Schmitt-trigger inputs and
extended voltage operation to allow for level
translation. Each gate performs the Boolean function
Y = A + B in positive logic. The output level is
referenced to the supply voltage (VCC) and supports
1.8-V, 2.5-V, 3.3-V, and 5-V CMOS levels.
The input is designed with a lower threshold circuit to
support up translation for lower voltage CMOS inputs
(for example 1.2 V input to 1.8 V output or 1.8 V input
to 3.3 V output). Additionally, the 5-V tolerant input
pins enable down translation (for example 3.3 V to 2.5
V output).
供應商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
TI/德州儀器 |
2022 |
CDIP |
80000 |
原裝現(xiàn)貨,OEM渠道,歡迎咨詢 |
詢價 | ||
TI |
23+ |
CDIP14 |
3000 |
全新原裝、誠信經(jīng)營、公司現(xiàn)貨銷售! |
詢價 | ||
TI/德州儀器 |
21+ |
CDIP14 |
9990 |
只有原裝 |
詢價 | ||
24+ |
N/A |
58000 |
一級代理-主營優(yōu)勢-實惠價格-不悔選擇 |
詢價 | |||
TI |
23+ |
CDIP |
50000 |
全新原裝正品現(xiàn)貨,支持訂貨 |
詢價 | ||
最新 |
2000 |
原裝正品現(xiàn)貨 |
詢價 | ||||
TI/TEXAS |
23+ |
原廠封裝 |
8931 |
詢價 | |||
TI |
2018+ |
26976 |
代理原裝現(xiàn)貨/特價熱賣! |
詢價 | |||
TI/德州儀器 |
22+ |
CDIP |
12245 |
現(xiàn)貨,原廠原裝假一罰十! |
詢價 | ||
TI/德州儀器 |
23+ |
DIP |
127 |
只供應原裝正品 歡迎詢價 |
詢價 |