首頁(yè)>SY100S834ZITR>規(guī)格書(shū)詳情
SY100S834ZITR中文資料麥瑞半導(dǎo)體數(shù)據(jù)手冊(cè)PDF規(guī)格書(shū)
| 廠商型號(hào) |
SY100S834ZITR |
| 功能描述 | (?1, ?2, ?4) OR (?2, ?4, ?8) CLOCK GENERATION CHIP |
| 文件大小 |
67.98 Kbytes |
| 頁(yè)面數(shù)量 |
4 頁(yè) |
| 生產(chǎn)廠商 | Micrel Semiconductor |
| 企業(yè)簡(jiǎn)稱(chēng) |
Micrel【麥瑞半導(dǎo)體】 |
| 中文名稱(chēng) | 麥瑞半導(dǎo)體官網(wǎng) |
| 原廠標(biāo)識(shí) |  |
| 數(shù)據(jù)手冊(cè) | |
| 更新時(shí)間 | 2025-2-4 23:00:00 |
SY100S834ZITR規(guī)格書(shū)詳情
DESCRIPTION
The SY100S834/L is low skew (÷1, ÷2, ÷4) or (÷2, ÷4, ÷8) clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The devices can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL input signal.
FEATURES
■ 3.3V and 5V power supply options
■ 50ps output-to-output skew
■ Synchronous enable/disable
■ Master Reset for synchronization
■ Internal 75K? input pull-down resistors
■ Available in 16-pin SOIC package
| 供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫(kù)存 | 備注 | 價(jià)格 |
|---|---|---|---|---|---|---|---|
MREL/麥瑞 |
23+ |
NA/ |
3333 |
原廠直銷(xiāo),現(xiàn)貨供應(yīng),賬期支持! |
詢(xún)價(jià) | ||
微芯Microchip |
21+ |
SOIC20 |
4550 |
全新原裝現(xiàn)貨 |
詢(xún)價(jià) | ||
MICROCH |
2020+ |
SOIC20 |
80000 |
只做自己庫(kù)存,全新原裝進(jìn)口正品假一賠百,可開(kāi)13%增 |
詢(xún)價(jià) | ||
MICREL |
23+ |
SOP20 |
19 |
原裝環(huán)保房間現(xiàn)貨假一賠十 |
詢(xún)價(jià) | ||
MICREL |
23+ |
NA |
3317 |
專(zhuān)做原裝正品,假一罰百! |
詢(xún)價(jià) | ||
MicrelInc |
22+23+ |
20-SOIC |
12848 |
絕對(duì)原裝正品全新進(jìn)口深圳現(xiàn)貨 |
詢(xún)價(jià) | ||
Synergy |
19 |
公司優(yōu)勢(shì)庫(kù)存 熱賣(mài)中!! |
詢(xún)價(jià) | ||||
MRL |
1535+ |
331 |
詢(xún)價(jià) | ||||
Micrel |
24+ |
SOIC-20 |
28500 |
授權(quán)代理直銷(xiāo),原廠原裝現(xiàn)貨,假一罰十,特價(jià)銷(xiāo)售 |
詢(xún)價(jià) | ||
MICROCHIP/微芯 |
22+ |
SOIC20 |
9600 |
原裝現(xiàn)貨,優(yōu)勢(shì)供應(yīng),支持實(shí)單! |
詢(xún)價(jià) |
