V53C516400A中文資料茂矽電子數據手冊PDF規(guī)格書

Description

The V53C516400A is a 4,194,304 x 4 bit high-performance CMOS dynamic random access memory. The V53C516400A offers Page mode operation. The V53C516400A has asymmetric address, 12-bit row and 10-bit column.

All inputs are TTL compatible. Fast Page Mode operation allows random access up to 1024 x 4 bits, within a page, with cycle times as short as 35ns.

These features make the V53C516400A ideally suited for a wide variety of high performance computer systems and peripheral applications.

Features

■ 4M x 4-bit organization

■ Fast Page Mode for a sustained data rate of 50 MHz

■ RAS access time: 50, 60 ns

■ Low power dissipation

■ Read-Modify-Write, RAS-Only Refresh, CAS-Before-RAS Refresh and Hidden Refresh

■ Refresh Interval: 4096 cycles/64 ms

■ Available in 24/26-pin 300 mil SOJ, and 24/26-pin 300 mil TSOP-II

■ Single +5V ±10 Power Supply

■ TTL Interface