首頁 >PLL102-10>規(guī)格書列表

零件編號下載 訂購功能描述/絲印制造商 上傳企業(yè)LOGO

PLL102-10

Low Skew Output Buffer

DESCRIPTION ThePLL102-10isahighperformance,lowskew,lowjitterzerodelaybufferdesignedtodistributehighspeedclocksandisavailablein8-pinSOICorMSOPpackage.Ithastwooutputsthataresynchronizedwiththeinput.ThesynchronizationisestablishedviaCLKOUTfeedbacktothe

PLL

PhaseLink Corporation

PLL102-108

Programmable DDR Zero Delay Clock Driver

DESCRIPTIONS ThePLL102-108isazerodelaybufferthatdistributesasingle-endedclockinputtotenpairsofdifferentialclockoutputsandonefeedbackclockoutput.Outputsignaldutycyclesareadjustedto50,independentofthedutycycleatCLK_INT.ThePLLcanbebypassedfortestpurpose

PLL

PhaseLink Corporation

PLL102-108XC

Programmable DDR Zero Delay Clock Driver

DESCRIPTIONS ThePLL102-108isazerodelaybufferthatdistributesasingle-endedclockinputtotenpairsofdifferentialclockoutputsandonefeedbackclockoutput.Outputsignaldutycyclesareadjustedto50,independentofthedutycycleatCLK_INT.ThePLLcanbebypassedfortestpurpose

PLL

PhaseLink Corporation

PLL102-108XI

Programmable DDR Zero Delay Clock Driver

DESCRIPTIONS ThePLL102-108isazerodelaybufferthatdistributesasingle-endedclockinputtotenpairsofdifferentialclockoutputsandonefeedbackclockoutput.Outputsignaldutycyclesareadjustedto50,independentofthedutycycleatCLK_INT.ThePLLcanbebypassedfortestpurpose

PLL

PhaseLink Corporation

PLL102-108XM

Programmable DDR Zero Delay Clock Driver

DESCRIPTIONS ThePLL102-108isazerodelaybufferthatdistributesasingle-endedclockinputtotenpairsofdifferentialclockoutputsandonefeedbackclockoutput.Outputsignaldutycyclesareadjustedto50,independentofthedutycycleatCLK_INT.ThePLLcanbebypassedfortestpurpose

PLL

PhaseLink Corporation

PLL102-109

Programmable DDR Zero Delay Clock Driver

DESCRIPTIONS ThePLL102-109isazerodelaybufferthatdistributesasingle-endedclockinputtosixpairsofdifferentialclockoutputsandonefeedbackclockoutput.Outputsignaldutycyclesareadjustedto50,independentofthedutycycleatCLK_INT.ThePLLcanbebypassedfortestpurpose

PLL

PhaseLink Corporation

PLL102-109XC

Programmable DDR Zero Delay Clock Driver

DESCRIPTIONS ThePLL102-109isazerodelaybufferthatdistributesasingle-endedclockinputtosixpairsofdifferentialclockoutputsandonefeedbackclockoutput.Outputsignaldutycyclesareadjustedto50,independentofthedutycycleatCLK_INT.ThePLLcanbebypassedfortestpurpose

PLL

PhaseLink Corporation

PLL102-109XI

Programmable DDR Zero Delay Clock Driver

DESCRIPTIONS ThePLL102-109isazerodelaybufferthatdistributesasingle-endedclockinputtosixpairsofdifferentialclockoutputsandonefeedbackclockoutput.Outputsignaldutycyclesareadjustedto50,independentofthedutycycleatCLK_INT.ThePLLcanbebypassedfortestpurpose

PLL

PhaseLink Corporation

PLL102-109XM

Programmable DDR Zero Delay Clock Driver

DESCRIPTIONS ThePLL102-109isazerodelaybufferthatdistributesasingle-endedclockinputtosixpairsofdifferentialclockoutputsandonefeedbackclockoutput.Outputsignaldutycyclesareadjustedto50,independentofthedutycycleatCLK_INT.ThePLLcanbebypassedfortestpurpose

PLL

PhaseLink Corporation

PLL102-10SC

Low Skew Output Buffer

DESCRIPTION ThePLL102-10isahighperformance,lowskew,lowjitterzerodelaybufferdesignedtodistributehighspeedclocksandisavailablein8-pinSOICorMSOPpackage.Ithastwooutputsthataresynchronizedwiththeinput.ThesynchronizationisestablishedviaCLKOUTfeedbacktothe

PLL

PhaseLink Corporation

詳細(xì)參數(shù)

  • 型號:

    PLL102-10

  • 制造商:

    PLL

  • 制造商全稱:

    PLL

  • 功能描述:

    Low Skew Output Buffer

供應(yīng)商型號品牌批號封裝庫存備注價格
24+
3000
公司存貨
詢價
PHASELINK
24+
SSOP
2987
只售原裝自家現(xiàn)貨!誠信經(jīng)營!歡迎來電!
詢價
16+
FBGA
4000
進(jìn)口原裝現(xiàn)貨/價格優(yōu)勢!
詢價
PHASELINK
23+
SSOP
8890
價格優(yōu)勢/原裝現(xiàn)貨/客戶至上/歡迎廣大客戶來電查詢
詢價
PHASELI
2020+
SSOP48
30
百分百原裝正品 真實公司現(xiàn)貨庫存 本公司只做原裝 可
詢價
PHASELIN
22+
SSOP48
5000
全新原裝現(xiàn)貨!自家?guī)齑?
詢價
23+
BGAQFP
8659
原裝公司現(xiàn)貨!原裝正品價格優(yōu)勢.
詢價
PHASELINK
22+23+
SSOP
36452
絕對原裝正品全新進(jìn)口深圳現(xiàn)貨
詢價
PHASELINK
2023+
SSOP
80000
一級代理/分銷渠道價格優(yōu)勢 十年芯程一路只做原裝正品
詢價
PHASELI
2020+
SSOP48
8000
只做自己庫存,全新原裝進(jìn)口正品假一賠百,可開13%增
詢價
更多PLL102-10供應(yīng)商 更新時間2025-1-27 16:00:00