首頁>ISPLSI2032-150LJ>規(guī)格書詳情
ISPLSI2032-150LJ中文資料萊迪思數據手冊PDF規(guī)格書
相關芯片規(guī)格書
更多- ISPLSI2032-135LT48I
- ISPLSI2032-135LT48
- ISPLSI2032-135LT44I
- ISPLSI2032-135LT44
- ISPLSI2032-135LJI
- ISPLSI2032-135LJ
- ISPLSI2032-110LT48I
- ISPLSI2032-110LT48
- ISPLSI2032-110LT44I
- ISPLSI2032-110LT44
- ISPLSI2032-110LJI
- ISPLSI2032-110LJ
- ISPLSI2032
- ISPLSI1048EA-170LT128
- ISPLSI1048EA-170LQ128
- ISPLSI1048EA-125LT128
- ISPLSI1048EA-125LQ128
- ISPLSI1048EA-100LT128
ISPLSI2032-150LJ規(guī)格書詳情
Description
The ispLSI 2032 and 2032A are High Density Programmable Logic Devices. The devices contain 32 Registers, 32 Universal I/O pins, two Dedicated Input Pins, three Dedicated Clock Input Pins, one dedicated Global OE input pin and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 2032 and 2032A feature 5V in system programmability and in-system diagnostic capabilities. The ispLSI 2032 and 2032A offer nonvolatile reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable systems.
Features
? ENHANCEMENTS
— ispLSI 2032A is Fully Form and Function Compat to the ispLSI 2032, with Identical Timing Specifcations and Packaging
— ispLSI 2032A is Built on an Advanced 0.35 Micron E2CMOS? Technology
? HIGH DENSITY PROGRAMMABLE LOGIC
— 1000 PLD Gates
— 32 I/O Pins, Two Dedicated Inputs
— 32 Registers
— High Speed Global Interconnect
— Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
— Small Logic Block Size for Random Logic
? HIGH PERFORMANCE E2CMOS? TECHNOLOGY
— fmax = 180 MHz Maximum Operating Frequency
— tpd = 5.0 ns Propagation Delay
— TTL Compatible Inputs and Outputs
— Electrically Erasable and Reprogrammable
— Non-Volatile
— 100 Tested at Time of Manufacture
— Unused Product Term Shutdown Saves Power
? IN-SYSTEM PROGRAMMABLE
— In-System Programmable (ISP?) 5V Only
— Increased Manufacturing Yields, Reduced Time-to Market and Improved Product Quality
— Reprogram Soldered Devices for Faster Prototyp
? OFFERS THE EASE OF USE AND FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBIL OF FIELD PROGRAMMABLE GATE ARRAYS
— Complete Programmable Device Can Combine G Logic and Structured Designs
— Enhanced Pin Locking Capability
— Three Dedicated Clock Input Pins
— Synchronous and Asynchronous Clocks
— Programmable Output Slew Rate Control to Minimize Switching Noise
— Flexible Pin Placement
— Optimized Global Routing Pool Provides Global Interconnectivity
產品屬性
- 型號:
ISPLSI2032-150LJ
- 功能描述:
CPLD - 復雜可編程邏輯器件 USE ispMACH 4000V
- RoHS:
否
- 制造商:
Lattice
- 存儲類型:
EEPROM
- 大電池數量:
128
- 最大工作頻率:
333 MHz
- 延遲時間:
2.7 ns
- 可編程輸入/輸出端數量:
64
- 工作電源電壓:
3.3 V
- 最大工作溫度:
+ 90 C
- 最小工作溫度:
0 C
- 封裝/箱體:
TQFP-100
供應商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
LATTE/萊迪斯 |
23+ |
NA/ |
19 |
優(yōu)勢代理渠道,原裝正品,可全系列訂貨開增值稅票 |
詢價 | ||
LATTICE |
24+ |
PLCC44 |
16800 |
絕對原裝進口現貨,假一賠十,價格優(yōu)勢!? |
詢價 | ||
LATTICE |
PLCC44 |
68900 |
原包原標簽100%進口原裝常備現貨! |
詢價 | |||
LATTICE/萊迪斯 |
22+ |
PLCC44 |
44925 |
原裝正品現貨 |
詢價 | ||
萊迪斯/LATTICE |
21+ |
PLCC44 |
12588 |
原裝現貨,量大可定 |
詢價 | ||
LATTICE/萊迪斯 |
24+ |
PLCC44 |
860000 |
明嘉萊只做原裝正品現貨 |
詢價 | ||
LATTICE |
23+ |
DIP8 |
5000 |
原裝正品,假一罰十 |
詢價 | ||
24+ |
PLCC |
3 |
詢價 | ||||
LATTICE/萊迪斯 |
22+ |
PLCC44 |
18000 |
原裝正品 |
詢價 | ||
原裝 |
1923+ |
PLCC44 |
8900 |
公司庫存原裝低價格歡迎實單議價 |
詢價 |