首頁(yè)>P102-10SC>規(guī)格書詳情

P102-10SC中文資料PLL數(shù)據(jù)手冊(cè)PDF規(guī)格書

P102-10SC
廠商型號(hào)

P102-10SC

功能描述

Low Skew Output Buffer

文件大小

180.37 Kbytes

頁(yè)面數(shù)量

6 頁(yè)

生產(chǎn)廠商 PhaseLink Corporation
企業(yè)簡(jiǎn)稱

PLL

中文名稱

PhaseLink Corporation官網(wǎng)

原廠標(biāo)識(shí)
數(shù)據(jù)手冊(cè)

下載地址一下載地址二

更新時(shí)間

2025-3-9 22:59:00

人工找貨

P102-10SC價(jià)格和庫(kù)存,歡迎聯(lián)系客服免費(fèi)人工找貨

P102-10SC規(guī)格書詳情

DESCRIPTION

The PLL102-10 is a high performance, low skew, low jitter zero delay buffer designed to distribute high speed clocks and is available in 8-pin SOIC or MSOP package. It has two outputs that are synchronized with the input. The synchronization is established via CLKOUT feed back to the input of the PLL. Since the skew between the input and output is less than ±350 ps, the device acts as a zero delay buffer.

FEATURES

? Frequency range 50 ~ 120MHz.

? Internal phase locked loop will allow spread spectrum modulation on reference clock to pass to outputs.

? Zero input - output delay.

? Less than 700 ps device - device skew.

? Less than 250 ps skew between outputs.

? Less than 100 ps cycle - cycle jitter.

? 2.5V or 3.3V power supply operation.

? Available in 8-Pin SOIC or MSOP package.

產(chǎn)品屬性

  • 型號(hào):

    P102-10SC

  • 制造商:

    PLL

  • 制造商全稱:

    PLL

  • 功能描述:

    Low Skew Output Buffer

供應(yīng)商 型號(hào) 品牌 批號(hào) 封裝 庫(kù)存 備注 價(jià)格
NXP/恩智浦
21+
TEPBGA-689
6000
原裝現(xiàn)貨
詢價(jià)
NXP/恩智浦
24+
TEPBGA-689
30000
原裝正品公司現(xiàn)貨,假一賠十!
詢價(jià)
NXP/恩智浦
24+
TEPBGA-689
6982
全新原廠原裝,進(jìn)口正品現(xiàn)貨,正規(guī)渠道可含稅??!
詢價(jià)
TI
23+
SOP8
4500
全新原裝、誠(chéng)信經(jīng)營(yíng)、公司現(xiàn)貨銷售!
詢價(jià)
NXP/恩智浦
21+
TEPBGA-689
8080
只做原裝,質(zhì)量保證
詢價(jià)
Freesc
21+
25000
原廠原包 深圳現(xiàn)貨 主打品牌 假一賠百 可開票!
詢價(jià)
TI
24+
SOP8
203
詢價(jià)
NXP(恩智浦)
2447
TEPBGAII-689(31x31)
31500
27個(gè)/托盤一級(jí)代理專營(yíng)品牌!原裝正品,優(yōu)勢(shì)現(xiàn)貨,長(zhǎng)
詢價(jià)
恩智浦
22+
NA
500000
萬(wàn)三科技,秉承原裝,購(gòu)芯無(wú)憂
詢價(jià)
NXP/恩智浦
22+
TEPBGA-689
12000
只有原裝,原裝,假一罰十
詢價(jià)